2 * Copyright © 2010 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
24 /** @file brw_fs_visitor.cpp
26 * This file supports generating the FS LIR from the GLSL IR. The LIR
27 * makes it easier to do backend-specific optimizations than doing so
28 * in the GLSL IR or in the native code.
30 #include <sys/types.h>
32 #include "main/macros.h"
33 #include "main/shaderobj.h"
34 #include "program/prog_parameter.h"
35 #include "program/prog_print.h"
36 #include "program/prog_optimize.h"
37 #include "util/register_allocate.h"
38 #include "program/hash_table.h"
39 #include "brw_context.h"
45 #include "main/uniforms.h"
46 #include "glsl/glsl_types.h"
47 #include "glsl/ir_optimization.h"
48 #include "program/sampler.h"
52 fs_visitor::emit_vs_system_value(int location
)
54 fs_reg
*reg
= new(this->mem_ctx
)
55 fs_reg(ATTR
, VERT_ATTRIB_MAX
, BRW_REGISTER_TYPE_D
);
56 brw_vs_prog_data
*vs_prog_data
= (brw_vs_prog_data
*) prog_data
;
59 case SYSTEM_VALUE_BASE_VERTEX
:
61 vs_prog_data
->uses_vertexid
= true;
63 case SYSTEM_VALUE_VERTEX_ID
:
64 case SYSTEM_VALUE_VERTEX_ID_ZERO_BASE
:
66 vs_prog_data
->uses_vertexid
= true;
68 case SYSTEM_VALUE_INSTANCE_ID
:
70 vs_prog_data
->uses_instanceid
= true;
73 unreachable("not reached");
80 fs_visitor::visit(ir_variable
*ir
)
84 if (variable_storage(ir
))
87 if (ir
->data
.mode
== ir_var_shader_in
) {
88 assert(ir
->data
.location
!= -1);
89 if (stage
== MESA_SHADER_VERTEX
) {
90 reg
= new(this->mem_ctx
)
91 fs_reg(ATTR
, ir
->data
.location
,
92 brw_type_for_base_type(ir
->type
->get_scalar_type()));
93 } else if (ir
->data
.location
== VARYING_SLOT_POS
) {
94 reg
= emit_fragcoord_interpolation(ir
->data
.pixel_center_integer
,
95 ir
->data
.origin_upper_left
);
96 } else if (ir
->data
.location
== VARYING_SLOT_FACE
) {
97 reg
= emit_frontfacing_interpolation();
99 reg
= new(this->mem_ctx
) fs_reg(vgrf(ir
->type
));
100 emit_general_interpolation(*reg
, ir
->name
, ir
->type
,
101 (glsl_interp_qualifier
) ir
->data
.interpolation
,
102 ir
->data
.location
, ir
->data
.centroid
,
106 hash_table_insert(this->variable_ht
, reg
, ir
);
108 } else if (ir
->data
.mode
== ir_var_shader_out
) {
109 reg
= new(this->mem_ctx
) fs_reg(vgrf(ir
->type
));
111 if (stage
== MESA_SHADER_VERTEX
) {
112 int vector_elements
=
113 ir
->type
->is_array() ? ir
->type
->fields
.array
->vector_elements
114 : ir
->type
->vector_elements
;
116 for (int i
= 0; i
< (type_size(ir
->type
) + 3) / 4; i
++) {
117 int output
= ir
->data
.location
+ i
;
118 this->outputs
[output
] = *reg
;
119 this->outputs
[output
].reg_offset
= i
* 4;
120 this->output_components
[output
] = vector_elements
;
123 } else if (ir
->data
.index
> 0) {
124 assert(ir
->data
.location
== FRAG_RESULT_DATA0
);
125 assert(ir
->data
.index
== 1);
126 this->dual_src_output
= *reg
;
127 this->do_dual_src
= true;
128 } else if (ir
->data
.location
== FRAG_RESULT_COLOR
) {
129 /* Writing gl_FragColor outputs to all color regions. */
130 assert(stage
== MESA_SHADER_FRAGMENT
);
131 brw_wm_prog_key
*key
= (brw_wm_prog_key
*) this->key
;
132 for (unsigned int i
= 0; i
< MAX2(key
->nr_color_regions
, 1); i
++) {
133 this->outputs
[i
] = *reg
;
134 this->output_components
[i
] = 4;
136 } else if (ir
->data
.location
== FRAG_RESULT_DEPTH
) {
137 this->frag_depth
= *reg
;
138 } else if (ir
->data
.location
== FRAG_RESULT_SAMPLE_MASK
) {
139 this->sample_mask
= *reg
;
141 /* gl_FragData or a user-defined FS output */
142 assert(ir
->data
.location
>= FRAG_RESULT_DATA0
&&
143 ir
->data
.location
< FRAG_RESULT_DATA0
+ BRW_MAX_DRAW_BUFFERS
);
145 int vector_elements
=
146 ir
->type
->is_array() ? ir
->type
->fields
.array
->vector_elements
147 : ir
->type
->vector_elements
;
149 /* General color output. */
150 for (unsigned int i
= 0; i
< MAX2(1, ir
->type
->length
); i
++) {
151 int output
= ir
->data
.location
- FRAG_RESULT_DATA0
+ i
;
152 this->outputs
[output
] = offset(*reg
, vector_elements
* i
);
153 this->output_components
[output
] = vector_elements
;
156 } else if (ir
->data
.mode
== ir_var_uniform
) {
157 int param_index
= uniforms
;
159 /* Thanks to the lower_ubo_reference pass, we will see only
160 * ir_binop_ubo_load expressions and not ir_dereference_variable for UBO
161 * variables, so no need for them to be in variable_ht.
163 * Some uniforms, such as samplers and atomic counters, have no actual
164 * storage, so we should ignore them.
166 if (ir
->is_in_uniform_block() || type_size(ir
->type
) == 0)
169 if (dispatch_width
== 16) {
170 if (!variable_storage(ir
)) {
171 fail("Failed to find uniform '%s' in SIMD16\n", ir
->name
);
176 param_size
[param_index
] = type_size(ir
->type
);
177 if (!strncmp(ir
->name
, "gl_", 3)) {
178 setup_builtin_uniform_values(ir
);
180 setup_uniform_values(ir
);
183 reg
= new(this->mem_ctx
) fs_reg(UNIFORM
, param_index
);
184 reg
->type
= brw_type_for_base_type(ir
->type
);
186 } else if (ir
->data
.mode
== ir_var_system_value
) {
187 switch (ir
->data
.location
) {
188 case SYSTEM_VALUE_BASE_VERTEX
:
189 case SYSTEM_VALUE_VERTEX_ID
:
190 case SYSTEM_VALUE_VERTEX_ID_ZERO_BASE
:
191 case SYSTEM_VALUE_INSTANCE_ID
:
192 reg
= emit_vs_system_value(ir
->data
.location
);
194 case SYSTEM_VALUE_SAMPLE_POS
:
195 reg
= emit_samplepos_setup();
197 case SYSTEM_VALUE_SAMPLE_ID
:
198 reg
= emit_sampleid_setup();
200 case SYSTEM_VALUE_SAMPLE_MASK_IN
:
201 assert(devinfo
->gen
>= 7);
203 fs_reg(retype(brw_vec8_grf(payload
.sample_mask_in_reg
, 0),
204 BRW_REGISTER_TYPE_D
));
210 reg
= new(this->mem_ctx
) fs_reg(vgrf(ir
->type
));
212 hash_table_insert(this->variable_ht
, reg
, ir
);
216 fs_visitor::visit(ir_dereference_variable
*ir
)
218 fs_reg
*reg
= variable_storage(ir
->var
);
221 fail("Failed to find variable storage for %s\n", ir
->var
->name
);
222 this->result
= fs_reg(reg_null_d
);
229 fs_visitor::visit(ir_dereference_record
*ir
)
231 const glsl_type
*struct_type
= ir
->record
->type
;
233 ir
->record
->accept(this);
235 unsigned int off
= 0;
236 for (unsigned int i
= 0; i
< struct_type
->length
; i
++) {
237 if (strcmp(struct_type
->fields
.structure
[i
].name
, ir
->field
) == 0)
239 off
+= type_size(struct_type
->fields
.structure
[i
].type
);
241 this->result
= offset(this->result
, off
);
242 this->result
.type
= brw_type_for_base_type(ir
->type
);
246 fs_visitor::visit(ir_dereference_array
*ir
)
248 ir_constant
*constant_index
;
250 int element_size
= type_size(ir
->type
);
252 constant_index
= ir
->array_index
->as_constant();
254 ir
->array
->accept(this);
256 src
.type
= brw_type_for_base_type(ir
->type
);
258 if (constant_index
) {
259 if (src
.file
== ATTR
) {
260 /* Attribute arrays get loaded as one vec4 per element. In that case
261 * offset the source register.
263 src
.reg
+= constant_index
->value
.i
[0];
265 assert(src
.file
== UNIFORM
|| src
.file
== GRF
|| src
.file
== HW_REG
);
266 src
= offset(src
, constant_index
->value
.i
[0] * element_size
);
269 /* Variable index array dereference. We attach the variable index
270 * component to the reg as a pointer to a register containing the
271 * offset. Currently only uniform arrays are supported in this patch,
272 * and that reladdr pointer is resolved by
273 * move_uniform_array_access_to_pull_constants(). All other array types
274 * are lowered by lower_variable_index_to_cond_assign().
276 ir
->array_index
->accept(this);
279 index_reg
= vgrf(glsl_type::int_type
);
280 emit(BRW_OPCODE_MUL
, index_reg
, this->result
, fs_reg(element_size
));
283 emit(BRW_OPCODE_ADD
, index_reg
, *src
.reladdr
, index_reg
);
286 src
.reladdr
= ralloc(mem_ctx
, fs_reg
);
287 memcpy(src
.reladdr
, &index_reg
, sizeof(index_reg
));
293 fs_visitor::emit_lrp(const fs_reg
&dst
, const fs_reg
&x
, const fs_reg
&y
,
296 if (devinfo
->gen
< 6) {
297 /* We can't use the LRP instruction. Emit x*(1-a) + y*a. */
298 fs_reg y_times_a
= vgrf(glsl_type::float_type
);
299 fs_reg one_minus_a
= vgrf(glsl_type::float_type
);
300 fs_reg x_times_one_minus_a
= vgrf(glsl_type::float_type
);
302 emit(MUL(y_times_a
, y
, a
));
304 fs_reg negative_a
= a
;
305 negative_a
.negate
= !a
.negate
;
306 emit(ADD(one_minus_a
, negative_a
, fs_reg(1.0f
)));
307 emit(MUL(x_times_one_minus_a
, x
, one_minus_a
));
309 return emit(ADD(dst
, x_times_one_minus_a
, y_times_a
));
311 /* The LRP instruction actually does op1 * op0 + op2 * (1 - op0), so
312 * we need to reorder the operands.
314 return emit(LRP(dst
, a
, y
, x
));
319 fs_visitor::emit_minmax(enum brw_conditional_mod conditionalmod
, const fs_reg
&dst
,
320 const fs_reg
&src0
, const fs_reg
&src1
)
322 assert(conditionalmod
== BRW_CONDITIONAL_GE
||
323 conditionalmod
== BRW_CONDITIONAL_L
);
327 if (devinfo
->gen
>= 6) {
328 inst
= emit(BRW_OPCODE_SEL
, dst
, src0
, src1
);
329 inst
->conditional_mod
= conditionalmod
;
331 emit(CMP(reg_null_d
, src0
, src1
, conditionalmod
));
333 inst
= emit(BRW_OPCODE_SEL
, dst
, src0
, src1
);
334 inst
->predicate
= BRW_PREDICATE_NORMAL
;
339 fs_visitor::emit_uniformize(const fs_reg
&dst
, const fs_reg
&src
)
341 const fs_reg chan_index
= vgrf(glsl_type::uint_type
);
343 emit(SHADER_OPCODE_FIND_LIVE_CHANNEL
, component(chan_index
, 0))
344 ->force_writemask_all
= true;
345 emit(SHADER_OPCODE_BROADCAST
, component(dst
, 0),
346 src
, component(chan_index
, 0))
347 ->force_writemask_all
= true;
351 fs_visitor::try_emit_saturate(ir_expression
*ir
)
353 if (ir
->operation
!= ir_unop_saturate
)
356 ir_rvalue
*sat_val
= ir
->operands
[0];
358 fs_inst
*pre_inst
= (fs_inst
*) this->instructions
.get_tail();
360 sat_val
->accept(this);
361 fs_reg src
= this->result
;
363 fs_inst
*last_inst
= (fs_inst
*) this->instructions
.get_tail();
365 /* If the last instruction from our accept() generated our
366 * src, just set the saturate flag instead of emmitting a separate mov.
368 fs_inst
*modify
= get_instruction_generating_reg(pre_inst
, last_inst
, src
);
369 if (modify
&& modify
->regs_written
== modify
->dst
.width
/ 8 &&
370 modify
->can_do_saturate()) {
371 modify
->saturate
= true;
380 fs_visitor::try_emit_line(ir_expression
*ir
)
382 /* LINE's src0 must be of type float. */
383 if (ir
->type
!= glsl_type::float_type
)
386 ir_rvalue
*nonmul
= ir
->operands
[1];
387 ir_expression
*mul
= ir
->operands
[0]->as_expression();
389 if (!mul
|| mul
->operation
!= ir_binop_mul
) {
390 nonmul
= ir
->operands
[0];
391 mul
= ir
->operands
[1]->as_expression();
393 if (!mul
|| mul
->operation
!= ir_binop_mul
)
397 ir_constant
*const_add
= nonmul
->as_constant();
401 int add_operand_vf
= brw_float_to_vf(const_add
->value
.f
[0]);
402 if (add_operand_vf
== -1)
405 ir_rvalue
*non_const_mul
= mul
->operands
[1];
406 ir_constant
*const_mul
= mul
->operands
[0]->as_constant();
408 const_mul
= mul
->operands
[1]->as_constant();
413 non_const_mul
= mul
->operands
[0];
416 int mul_operand_vf
= brw_float_to_vf(const_mul
->value
.f
[0]);
417 if (mul_operand_vf
== -1)
420 non_const_mul
->accept(this);
421 fs_reg src1
= this->result
;
423 fs_reg src0
= vgrf(ir
->type
);
424 emit(BRW_OPCODE_MOV
, src0
,
425 fs_reg((uint8_t)mul_operand_vf
, 0, 0, (uint8_t)add_operand_vf
));
427 this->result
= vgrf(ir
->type
);
428 emit(BRW_OPCODE_LINE
, this->result
, src0
, src1
);
433 fs_visitor::try_emit_mad(ir_expression
*ir
)
435 /* 3-src instructions were introduced in gen6. */
436 if (devinfo
->gen
< 6)
439 /* MAD can only handle floating-point data. */
440 if (ir
->type
!= glsl_type::float_type
)
445 bool mul_negate
, mul_abs
;
447 for (int i
= 0; i
< 2; i
++) {
451 mul
= ir
->operands
[i
]->as_expression();
452 nonmul
= ir
->operands
[1 - i
];
454 if (mul
&& mul
->operation
== ir_unop_abs
) {
455 mul
= mul
->operands
[0]->as_expression();
457 } else if (mul
&& mul
->operation
== ir_unop_neg
) {
458 mul
= mul
->operands
[0]->as_expression();
462 if (mul
&& mul
->operation
== ir_binop_mul
)
466 if (!mul
|| mul
->operation
!= ir_binop_mul
)
469 nonmul
->accept(this);
470 fs_reg src0
= this->result
;
472 mul
->operands
[0]->accept(this);
473 fs_reg src1
= this->result
;
474 src1
.negate
^= mul_negate
;
479 mul
->operands
[1]->accept(this);
480 fs_reg src2
= this->result
;
485 this->result
= vgrf(ir
->type
);
486 emit(BRW_OPCODE_MAD
, this->result
, src0
, src1
, src2
);
492 fs_visitor::try_emit_b2f_of_comparison(ir_expression
*ir
)
494 /* On platforms that do not natively generate 0u and ~0u for Boolean
495 * results, b2f expressions that look like
497 * f = b2f(expr cmp 0)
499 * will generate better code by pretending the expression is
501 * f = ir_triop_csel(0.0, 1.0, expr cmp 0)
503 * This is because the last instruction of "expr" can generate the
504 * condition code for the "cmp 0". This avoids having to do the "-(b & 1)"
505 * trick to generate 0u or ~0u for the Boolean result. This means code like
508 * mul.ge.f0(16) null g6<8,8,1>F g14<8,8,1>F
509 * (+f0) sel(16) m6<1>F g16<8,8,1>F 0F
511 * will be generated instead of
513 * mul(16) g2<1>F g12<8,8,1>F g4<8,8,1>F
514 * cmp.ge.f0(16) g2<1>D g4<8,8,1>F 0F
515 * and(16) g4<1>D g2<8,8,1>D 1D
516 * and(16) m6<1>D -g4<8,8,1>D 0x3f800000UD
518 * When the comparison is != 0.0 using the knowledge that the false case
519 * already results in zero would allow better code generation by possibly
520 * avoiding a load-immediate instruction.
522 ir_expression
*cmp
= ir
->operands
[0]->as_expression();
526 if (cmp
->operation
== ir_binop_nequal
) {
527 for (unsigned i
= 0; i
< 2; i
++) {
528 ir_constant
*c
= cmp
->operands
[i
]->as_constant();
529 if (c
== NULL
|| !c
->is_zero())
532 ir_expression
*expr
= cmp
->operands
[i
^ 1]->as_expression();
536 for (unsigned j
= 0; j
< 2; j
++) {
537 cmp
->operands
[j
]->accept(this);
538 op
[j
] = this->result
;
540 resolve_ud_negate(&op
[j
]);
543 emit_bool_to_cond_code_of_reg(cmp
, op
);
545 /* In this case we know when the condition is true, op[i ^ 1]
546 * contains zero. Invert the predicate, use op[i ^ 1] as src0,
547 * and immediate 1.0f as src1.
549 this->result
= vgrf(ir
->type
);
550 op
[i
^ 1].type
= BRW_REGISTER_TYPE_F
;
552 fs_inst
*inst
= emit(SEL(this->result
, op
[i
^ 1], fs_reg(1.0f
)));
553 inst
->predicate
= BRW_PREDICATE_NORMAL
;
554 inst
->predicate_inverse
= true;
560 emit_bool_to_cond_code(cmp
);
562 fs_reg temp
= vgrf(ir
->type
);
563 emit(MOV(temp
, fs_reg(1.0f
)));
565 this->result
= vgrf(ir
->type
);
566 fs_inst
*inst
= emit(SEL(this->result
, temp
, fs_reg(0.0f
)));
567 inst
->predicate
= BRW_PREDICATE_NORMAL
;
573 pack_pixel_offset(float x
)
575 /* Clamp upper end of the range to +7/16. See explanation in non-constant
576 * offset case below. */
577 int n
= MIN2((int)(x
* 16), 7);
582 fs_visitor::emit_interpolate_expression(ir_expression
*ir
)
584 /* in SIMD16 mode, the pixel interpolator returns coords interleaved
585 * 8 channels at a time, same as the barycentric coords presented in
586 * the FS payload. this requires a bit of extra work to support.
588 no16("interpolate_at_* not yet supported in SIMD16 mode.");
590 assert(stage
== MESA_SHADER_FRAGMENT
);
591 brw_wm_prog_key
*key
= (brw_wm_prog_key
*) this->key
;
593 ir_dereference
* deref
= ir
->operands
[0]->as_dereference();
594 ir_swizzle
* swiz
= NULL
;
596 /* the api does not allow a swizzle here, but the varying packing code
597 * may have pushed one into here.
599 swiz
= ir
->operands
[0]->as_swizzle();
601 deref
= swiz
->val
->as_dereference();
604 ir_variable
* var
= deref
->variable_referenced();
607 /* 1. collect interpolation factors */
609 fs_reg dst_xy
= vgrf(glsl_type::get_instance(ir
->type
->base_type
, 2, 1));
611 /* for most messages, we need one reg of ignored data; the hardware requires mlen==1
612 * even when there is no payload. in the per-slot offset case, we'll replace this with
613 * the proper source data. */
614 fs_reg src
= vgrf(glsl_type::float_type
);
615 int mlen
= 1; /* one reg unless overriden */
616 int reg_width
= dispatch_width
/ 8;
619 switch (ir
->operation
) {
620 case ir_unop_interpolate_at_centroid
:
621 inst
= emit(FS_OPCODE_INTERPOLATE_AT_CENTROID
, dst_xy
, src
, fs_reg(0u));
624 case ir_binop_interpolate_at_sample
: {
625 ir_constant
*sample_num
= ir
->operands
[1]->as_constant();
626 assert(sample_num
|| !"nonconstant sample number should have been lowered.");
628 unsigned msg_data
= sample_num
->value
.i
[0] << 4;
629 inst
= emit(FS_OPCODE_INTERPOLATE_AT_SAMPLE
, dst_xy
, src
, fs_reg(msg_data
));
633 case ir_binop_interpolate_at_offset
: {
634 ir_constant
*const_offset
= ir
->operands
[1]->as_constant();
636 unsigned msg_data
= pack_pixel_offset(const_offset
->value
.f
[0]) |
637 (pack_pixel_offset(const_offset
->value
.f
[1]) << 4);
638 inst
= emit(FS_OPCODE_INTERPOLATE_AT_SHARED_OFFSET
, dst_xy
, src
,
641 /* pack the operands: hw wants offsets as 4 bit signed ints */
642 ir
->operands
[1]->accept(this);
643 src
= vgrf(glsl_type::ivec2_type
);
645 for (int i
= 0; i
< 2; i
++) {
646 fs_reg temp
= vgrf(glsl_type::float_type
);
647 emit(MUL(temp
, this->result
, fs_reg(16.0f
)));
648 emit(MOV(src2
, temp
)); /* float to int */
650 /* Clamp the upper end of the range to +7/16. ARB_gpu_shader5 requires
651 * that we support a maximum offset of +0.5, which isn't representable
652 * in a S0.4 value -- if we didn't clamp it, we'd end up with -8/16,
653 * which is the opposite of what the shader author wanted.
655 * This is legal due to ARB_gpu_shader5's quantization rules:
657 * "Not all values of <offset> may be supported; x and y offsets may
658 * be rounded to fixed-point values with the number of fraction bits
659 * given by the implementation-dependent constant
660 * FRAGMENT_INTERPOLATION_OFFSET_BITS"
663 fs_inst
*inst
= emit(BRW_OPCODE_SEL
, src2
, src2
, fs_reg(7));
664 inst
->conditional_mod
= BRW_CONDITIONAL_L
; /* min(src2, 7) */
666 src2
= offset(src2
, 1);
667 this->result
= offset(this->result
, 1);
670 mlen
= 2 * reg_width
;
671 inst
= emit(FS_OPCODE_INTERPOLATE_AT_PER_SLOT_OFFSET
, dst_xy
, src
,
678 unreachable("not reached");
682 inst
->regs_written
= 2 * reg_width
; /* 2 floats per slot returned */
683 inst
->pi_noperspective
= var
->determine_interpolation_mode(key
->flat_shade
) ==
684 INTERP_QUALIFIER_NOPERSPECTIVE
;
686 /* 2. emit linterp */
688 fs_reg res
= vgrf(ir
->type
);
691 for (int i
= 0; i
< ir
->type
->vector_elements
; i
++) {
692 int ch
= swiz
? ((*(int *)&swiz
->mask
) >> 2*i
) & 3 : i
;
693 emit(FS_OPCODE_LINTERP
, res
, dst_xy
,
694 fs_reg(interp_reg(var
->data
.location
, ch
)));
695 res
= offset(res
, 1);
700 fs_visitor::visit(ir_expression
*ir
)
702 unsigned int operand
;
705 struct brw_wm_prog_key
*fs_key
= (struct brw_wm_prog_key
*) this->key
;
707 assert(ir
->get_num_operands() <= 3);
709 if (try_emit_saturate(ir
))
712 /* Deal with the real oddball stuff first */
713 switch (ir
->operation
) {
715 if (devinfo
->gen
<= 5 && try_emit_line(ir
))
717 if (try_emit_mad(ir
))
722 ir
->operands
[1]->accept(this);
723 op
[1] = this->result
;
724 ir
->operands
[2]->accept(this);
725 op
[2] = this->result
;
727 emit_bool_to_cond_code(ir
->operands
[0]);
729 this->result
= vgrf(ir
->type
);
730 inst
= emit(SEL(this->result
, op
[1], op
[2]));
731 inst
->predicate
= BRW_PREDICATE_NORMAL
;
735 if (devinfo
->gen
<= 5 && try_emit_b2f_of_comparison(ir
))
739 case ir_unop_interpolate_at_centroid
:
740 case ir_binop_interpolate_at_offset
:
741 case ir_binop_interpolate_at_sample
:
742 emit_interpolate_expression(ir
);
749 for (operand
= 0; operand
< ir
->get_num_operands(); operand
++) {
750 ir
->operands
[operand
]->accept(this);
751 if (this->result
.file
== BAD_FILE
) {
752 fail("Failed to get tree for expression operand:\n");
753 ir
->operands
[operand
]->fprint(stderr
);
754 fprintf(stderr
, "\n");
756 assert(this->result
.file
== GRF
||
757 this->result
.file
== UNIFORM
|| this->result
.file
== ATTR
);
758 op
[operand
] = this->result
;
760 /* Matrix expression operands should have been broken down to vector
761 * operations already.
763 assert(!ir
->operands
[operand
]->type
->is_matrix());
764 /* And then those vector operands should have been broken down to scalar.
766 assert(!ir
->operands
[operand
]->type
->is_vector());
769 /* Storage for our result. If our result goes into an assignment, it will
770 * just get copy-propagated out, so no worries.
772 this->result
= vgrf(ir
->type
);
774 switch (ir
->operation
) {
775 case ir_unop_logic_not
:
776 emit(NOT(this->result
, op
[0]));
779 op
[0].negate
= !op
[0].negate
;
780 emit(MOV(this->result
, op
[0]));
784 op
[0].negate
= false;
785 emit(MOV(this->result
, op
[0]));
788 if (ir
->type
->is_float()) {
789 /* AND(val, 0x80000000) gives the sign bit.
791 * Predicated OR ORs 1.0 (0x3f800000) with the sign bit if val is not
794 emit(CMP(reg_null_f
, op
[0], fs_reg(0.0f
), BRW_CONDITIONAL_NZ
));
796 op
[0].type
= BRW_REGISTER_TYPE_UD
;
797 this->result
.type
= BRW_REGISTER_TYPE_UD
;
798 emit(AND(this->result
, op
[0], fs_reg(0x80000000u
)));
800 inst
= emit(OR(this->result
, this->result
, fs_reg(0x3f800000u
)));
801 inst
->predicate
= BRW_PREDICATE_NORMAL
;
803 this->result
.type
= BRW_REGISTER_TYPE_F
;
805 /* ASR(val, 31) -> negative val generates 0xffffffff (signed -1).
806 * -> non-negative val generates 0x00000000.
807 * Predicated OR sets 1 if val is positive.
809 emit(CMP(reg_null_d
, op
[0], fs_reg(0), BRW_CONDITIONAL_G
));
811 emit(ASR(this->result
, op
[0], fs_reg(31)));
813 inst
= emit(OR(this->result
, this->result
, fs_reg(1)));
814 inst
->predicate
= BRW_PREDICATE_NORMAL
;
818 emit_math(SHADER_OPCODE_RCP
, this->result
, op
[0]);
822 emit_math(SHADER_OPCODE_EXP2
, this->result
, op
[0]);
825 emit_math(SHADER_OPCODE_LOG2
, this->result
, op
[0]);
829 unreachable("not reached: should be handled by ir_explog_to_explog2");
831 emit_math(SHADER_OPCODE_SIN
, this->result
, op
[0]);
834 emit_math(SHADER_OPCODE_COS
, this->result
, op
[0]);
838 /* Select one of the two opcodes based on the glHint value. */
839 if (fs_key
->high_quality_derivatives
)
840 emit(FS_OPCODE_DDX_FINE
, this->result
, op
[0]);
842 emit(FS_OPCODE_DDX_COARSE
, this->result
, op
[0]);
845 case ir_unop_dFdx_coarse
:
846 emit(FS_OPCODE_DDX_COARSE
, this->result
, op
[0]);
849 case ir_unop_dFdx_fine
:
850 emit(FS_OPCODE_DDX_FINE
, this->result
, op
[0]);
854 /* Select one of the two opcodes based on the glHint value. */
855 if (fs_key
->high_quality_derivatives
)
856 emit(FS_OPCODE_DDY_FINE
, result
, op
[0], fs_reg(fs_key
->render_to_fbo
));
858 emit(FS_OPCODE_DDY_COARSE
, result
, op
[0], fs_reg(fs_key
->render_to_fbo
));
861 case ir_unop_dFdy_coarse
:
862 emit(FS_OPCODE_DDY_COARSE
, result
, op
[0], fs_reg(fs_key
->render_to_fbo
));
865 case ir_unop_dFdy_fine
:
866 emit(FS_OPCODE_DDY_FINE
, result
, op
[0], fs_reg(fs_key
->render_to_fbo
));
870 emit(ADD(this->result
, op
[0], op
[1]));
873 unreachable("not reached: should be handled by ir_sub_to_add_neg");
876 if (devinfo
->gen
< 8 && ir
->type
->is_integer()) {
877 /* For integer multiplication, the MUL uses the low 16 bits
878 * of one of the operands (src0 on gen6, src1 on gen7). The
879 * MACH accumulates in the contribution of the upper 16 bits
882 if (ir
->operands
[0]->is_uint16_constant()) {
883 if (devinfo
->gen
< 7)
884 emit(MUL(this->result
, op
[0], op
[1]));
886 emit(MUL(this->result
, op
[1], op
[0]));
887 } else if (ir
->operands
[1]->is_uint16_constant()) {
888 if (devinfo
->gen
< 7)
889 emit(MUL(this->result
, op
[1], op
[0]));
891 emit(MUL(this->result
, op
[0], op
[1]));
893 if (devinfo
->gen
>= 7)
894 no16("SIMD16 explicit accumulator operands unsupported\n");
896 struct brw_reg acc
= retype(brw_acc_reg(dispatch_width
),
899 emit(MUL(acc
, op
[0], op
[1]));
900 emit(MACH(reg_null_d
, op
[0], op
[1]));
901 emit(MOV(this->result
, fs_reg(acc
)));
904 emit(MUL(this->result
, op
[0], op
[1]));
907 case ir_binop_imul_high
: {
908 if (devinfo
->gen
>= 7)
909 no16("SIMD16 explicit accumulator operands unsupported\n");
911 struct brw_reg acc
= retype(brw_acc_reg(dispatch_width
),
914 fs_inst
*mul
= emit(MUL(acc
, op
[0], op
[1]));
915 emit(MACH(this->result
, op
[0], op
[1]));
917 /* Until Gen8, integer multiplies read 32-bits from one source, and
918 * 16-bits from the other, and relying on the MACH instruction to
919 * generate the high bits of the result.
921 * On Gen8, the multiply instruction does a full 32x32-bit multiply,
922 * but in order to do a 64x64-bit multiply we have to simulate the
923 * previous behavior and then use a MACH instruction.
925 * FINISHME: Don't use source modifiers on src1.
927 if (devinfo
->gen
>= 8) {
928 assert(mul
->src
[1].type
== BRW_REGISTER_TYPE_D
||
929 mul
->src
[1].type
== BRW_REGISTER_TYPE_UD
);
930 if (mul
->src
[1].type
== BRW_REGISTER_TYPE_D
) {
931 mul
->src
[1].type
= BRW_REGISTER_TYPE_W
;
932 mul
->src
[1].stride
= 2;
934 mul
->src
[1].type
= BRW_REGISTER_TYPE_UW
;
935 mul
->src
[1].stride
= 2;
942 /* Floating point should be lowered by DIV_TO_MUL_RCP in the compiler. */
943 assert(ir
->type
->is_integer());
944 emit_math(SHADER_OPCODE_INT_QUOTIENT
, this->result
, op
[0], op
[1]);
946 case ir_binop_carry
: {
947 if (devinfo
->gen
>= 7)
948 no16("SIMD16 explicit accumulator operands unsupported\n");
950 struct brw_reg acc
= retype(brw_acc_reg(dispatch_width
),
951 BRW_REGISTER_TYPE_UD
);
953 emit(ADDC(reg_null_ud
, op
[0], op
[1]));
954 emit(MOV(this->result
, fs_reg(acc
)));
957 case ir_binop_borrow
: {
958 if (devinfo
->gen
>= 7)
959 no16("SIMD16 explicit accumulator operands unsupported\n");
961 struct brw_reg acc
= retype(brw_acc_reg(dispatch_width
),
962 BRW_REGISTER_TYPE_UD
);
964 emit(SUBB(reg_null_ud
, op
[0], op
[1]));
965 emit(MOV(this->result
, fs_reg(acc
)));
969 /* Floating point should be lowered by MOD_TO_FLOOR in the compiler. */
970 assert(ir
->type
->is_integer());
971 emit_math(SHADER_OPCODE_INT_REMAINDER
, this->result
, op
[0], op
[1]);
975 case ir_binop_greater
:
976 case ir_binop_lequal
:
977 case ir_binop_gequal
:
979 case ir_binop_all_equal
:
980 case ir_binop_nequal
:
981 case ir_binop_any_nequal
:
982 if (devinfo
->gen
<= 5) {
983 resolve_bool_comparison(ir
->operands
[0], &op
[0]);
984 resolve_bool_comparison(ir
->operands
[1], &op
[1]);
987 emit(CMP(this->result
, op
[0], op
[1],
988 brw_conditional_for_comparison(ir
->operation
)));
991 case ir_binop_logic_xor
:
992 emit(XOR(this->result
, op
[0], op
[1]));
995 case ir_binop_logic_or
:
996 emit(OR(this->result
, op
[0], op
[1]));
999 case ir_binop_logic_and
:
1000 emit(AND(this->result
, op
[0], op
[1]));
1005 unreachable("not reached: should be handled by brw_fs_channel_expressions");
1008 unreachable("not reached: should be handled by lower_noise");
1010 case ir_quadop_vector
:
1011 unreachable("not reached: should be handled by lower_quadop_vector");
1013 case ir_binop_vector_extract
:
1014 unreachable("not reached: should be handled by lower_vec_index_to_cond_assign()");
1016 case ir_triop_vector_insert
:
1017 unreachable("not reached: should be handled by lower_vector_insert()");
1019 case ir_binop_ldexp
:
1020 unreachable("not reached: should be handled by ldexp_to_arith()");
1023 emit_math(SHADER_OPCODE_SQRT
, this->result
, op
[0]);
1027 emit_math(SHADER_OPCODE_RSQ
, this->result
, op
[0]);
1030 case ir_unop_bitcast_i2f
:
1031 case ir_unop_bitcast_u2f
:
1032 op
[0].type
= BRW_REGISTER_TYPE_F
;
1033 this->result
= op
[0];
1036 case ir_unop_bitcast_f2u
:
1037 op
[0].type
= BRW_REGISTER_TYPE_UD
;
1038 this->result
= op
[0];
1041 case ir_unop_bitcast_f2i
:
1042 op
[0].type
= BRW_REGISTER_TYPE_D
;
1043 this->result
= op
[0];
1049 emit(MOV(this->result
, op
[0]));
1053 emit(AND(this->result
, op
[0], fs_reg(1)));
1056 if (devinfo
->gen
<= 5) {
1057 resolve_bool_comparison(ir
->operands
[0], &op
[0]);
1059 op
[0].type
= BRW_REGISTER_TYPE_D
;
1060 this->result
.type
= BRW_REGISTER_TYPE_D
;
1061 emit(AND(this->result
, op
[0], fs_reg(0x3f800000u
)));
1062 this->result
.type
= BRW_REGISTER_TYPE_F
;
1066 emit(CMP(this->result
, op
[0], fs_reg(0.0f
), BRW_CONDITIONAL_NZ
));
1069 emit(CMP(this->result
, op
[0], fs_reg(0), BRW_CONDITIONAL_NZ
));
1073 emit(RNDZ(this->result
, op
[0]));
1075 case ir_unop_ceil
: {
1076 fs_reg tmp
= vgrf(ir
->type
);
1077 op
[0].negate
= !op
[0].negate
;
1078 emit(RNDD(tmp
, op
[0]));
1080 emit(MOV(this->result
, tmp
));
1084 emit(RNDD(this->result
, op
[0]));
1087 emit(FRC(this->result
, op
[0]));
1089 case ir_unop_round_even
:
1090 emit(RNDE(this->result
, op
[0]));
1095 resolve_ud_negate(&op
[0]);
1096 resolve_ud_negate(&op
[1]);
1097 emit_minmax(ir
->operation
== ir_binop_min
?
1098 BRW_CONDITIONAL_L
: BRW_CONDITIONAL_GE
,
1099 this->result
, op
[0], op
[1]);
1101 case ir_unop_pack_snorm_2x16
:
1102 case ir_unop_pack_snorm_4x8
:
1103 case ir_unop_pack_unorm_2x16
:
1104 case ir_unop_pack_unorm_4x8
:
1105 case ir_unop_unpack_snorm_2x16
:
1106 case ir_unop_unpack_snorm_4x8
:
1107 case ir_unop_unpack_unorm_2x16
:
1108 case ir_unop_unpack_unorm_4x8
:
1109 case ir_unop_unpack_half_2x16
:
1110 case ir_unop_pack_half_2x16
:
1111 unreachable("not reached: should be handled by lower_packing_builtins");
1112 case ir_unop_unpack_half_2x16_split_x
:
1113 emit(FS_OPCODE_UNPACK_HALF_2x16_SPLIT_X
, this->result
, op
[0]);
1115 case ir_unop_unpack_half_2x16_split_y
:
1116 emit(FS_OPCODE_UNPACK_HALF_2x16_SPLIT_Y
, this->result
, op
[0]);
1119 emit_math(SHADER_OPCODE_POW
, this->result
, op
[0], op
[1]);
1122 case ir_unop_bitfield_reverse
:
1123 emit(BFREV(this->result
, op
[0]));
1125 case ir_unop_bit_count
:
1126 emit(CBIT(this->result
, op
[0]));
1128 case ir_unop_find_msb
:
1129 temp
= vgrf(glsl_type::uint_type
);
1130 emit(FBH(temp
, op
[0]));
1132 /* FBH counts from the MSB side, while GLSL's findMSB() wants the count
1133 * from the LSB side. If FBH didn't return an error (0xFFFFFFFF), then
1134 * subtract the result from 31 to convert the MSB count into an LSB count.
1137 /* FBH only supports UD type for dst, so use a MOV to convert UD to D. */
1138 emit(MOV(this->result
, temp
));
1139 emit(CMP(reg_null_d
, this->result
, fs_reg(-1), BRW_CONDITIONAL_NZ
));
1142 inst
= emit(ADD(this->result
, temp
, fs_reg(31)));
1143 inst
->predicate
= BRW_PREDICATE_NORMAL
;
1145 case ir_unop_find_lsb
:
1146 emit(FBL(this->result
, op
[0]));
1148 case ir_unop_saturate
:
1149 inst
= emit(MOV(this->result
, op
[0]));
1150 inst
->saturate
= true;
1152 case ir_triop_bitfield_extract
:
1153 /* Note that the instruction's argument order is reversed from GLSL
1156 emit(BFE(this->result
, op
[2], op
[1], op
[0]));
1159 emit(BFI1(this->result
, op
[0], op
[1]));
1162 emit(BFI2(this->result
, op
[0], op
[1], op
[2]));
1164 case ir_quadop_bitfield_insert
:
1165 unreachable("not reached: should be handled by "
1166 "lower_instructions::bitfield_insert_to_bfm_bfi");
1168 case ir_unop_bit_not
:
1169 emit(NOT(this->result
, op
[0]));
1171 case ir_binop_bit_and
:
1172 emit(AND(this->result
, op
[0], op
[1]));
1174 case ir_binop_bit_xor
:
1175 emit(XOR(this->result
, op
[0], op
[1]));
1177 case ir_binop_bit_or
:
1178 emit(OR(this->result
, op
[0], op
[1]));
1181 case ir_binop_lshift
:
1182 emit(SHL(this->result
, op
[0], op
[1]));
1185 case ir_binop_rshift
:
1186 if (ir
->type
->base_type
== GLSL_TYPE_INT
)
1187 emit(ASR(this->result
, op
[0], op
[1]));
1189 emit(SHR(this->result
, op
[0], op
[1]));
1191 case ir_binop_pack_half_2x16_split
:
1192 emit(FS_OPCODE_PACK_HALF_2x16_SPLIT
, this->result
, op
[0], op
[1]);
1194 case ir_binop_ubo_load
: {
1195 /* This IR node takes a constant uniform block and a constant or
1196 * variable byte offset within the block and loads a vector from that.
1198 ir_constant
*const_uniform_block
= ir
->operands
[0]->as_constant();
1199 ir_constant
*const_offset
= ir
->operands
[1]->as_constant();
1202 if (const_uniform_block
) {
1203 /* The block index is a constant, so just emit the binding table entry
1206 surf_index
= fs_reg(stage_prog_data
->binding_table
.ubo_start
+
1207 const_uniform_block
->value
.u
[0]);
1209 /* The block index is not a constant. Evaluate the index expression
1210 * per-channel and add the base UBO index; we have to select a value
1211 * from any live channel.
1213 surf_index
= vgrf(glsl_type::uint_type
);
1214 emit(ADD(surf_index
, op
[0],
1215 fs_reg(stage_prog_data
->binding_table
.ubo_start
)));
1216 emit_uniformize(surf_index
, surf_index
);
1218 /* Assume this may touch any UBO. It would be nice to provide
1219 * a tighter bound, but the array information is already lowered away.
1221 brw_mark_surface_used(prog_data
,
1222 stage_prog_data
->binding_table
.ubo_start
+
1223 shader_prog
->NumUniformBlocks
- 1);
1227 fs_reg packed_consts
= vgrf(glsl_type::float_type
);
1228 packed_consts
.type
= result
.type
;
1230 fs_reg const_offset_reg
= fs_reg(const_offset
->value
.u
[0] & ~15);
1231 emit(new(mem_ctx
) fs_inst(FS_OPCODE_UNIFORM_PULL_CONSTANT_LOAD
, 8,
1232 packed_consts
, surf_index
, const_offset_reg
));
1234 for (int i
= 0; i
< ir
->type
->vector_elements
; i
++) {
1235 packed_consts
.set_smear(const_offset
->value
.u
[0] % 16 / 4 + i
);
1237 /* The std140 packing rules don't allow vectors to cross 16-byte
1238 * boundaries, and a reg is 32 bytes.
1240 assert(packed_consts
.subreg_offset
< 32);
1242 /* UBO bools are any nonzero value. We consider bools to be
1243 * values with the low bit set to 1. Convert them using CMP.
1245 if (ir
->type
->base_type
== GLSL_TYPE_BOOL
) {
1246 emit(CMP(result
, packed_consts
, fs_reg(0u), BRW_CONDITIONAL_NZ
));
1248 emit(MOV(result
, packed_consts
));
1251 result
= offset(result
, 1);
1254 /* Turn the byte offset into a dword offset. */
1255 fs_reg base_offset
= vgrf(glsl_type::int_type
);
1256 emit(SHR(base_offset
, op
[1], fs_reg(2)));
1258 for (int i
= 0; i
< ir
->type
->vector_elements
; i
++) {
1259 emit(VARYING_PULL_CONSTANT_LOAD(result
, surf_index
,
1262 if (ir
->type
->base_type
== GLSL_TYPE_BOOL
)
1263 emit(CMP(result
, result
, fs_reg(0), BRW_CONDITIONAL_NZ
));
1265 result
= offset(result
, 1);
1269 result
.reg_offset
= 0;
1274 /* Note that the instruction's argument order is reversed from GLSL
1277 emit(MAD(this->result
, op
[2], op
[1], op
[0]));
1281 emit_lrp(this->result
, op
[0], op
[1], op
[2]);
1285 case ir_unop_interpolate_at_centroid
:
1286 case ir_binop_interpolate_at_offset
:
1287 case ir_binop_interpolate_at_sample
:
1288 unreachable("already handled above");
1298 case ir_unop_pack_double_2x32
:
1299 case ir_unop_unpack_double_2x32
:
1300 case ir_unop_frexp_sig
:
1301 case ir_unop_frexp_exp
:
1302 unreachable("fp64 todo");
1308 fs_visitor::emit_assignment_writes(fs_reg
&l
, fs_reg
&r
,
1309 const glsl_type
*type
, bool predicated
)
1311 switch (type
->base_type
) {
1312 case GLSL_TYPE_FLOAT
:
1313 case GLSL_TYPE_UINT
:
1315 case GLSL_TYPE_BOOL
:
1316 for (unsigned int i
= 0; i
< type
->components(); i
++) {
1317 l
.type
= brw_type_for_base_type(type
);
1318 r
.type
= brw_type_for_base_type(type
);
1320 if (predicated
|| !l
.equals(r
)) {
1321 fs_inst
*inst
= emit(MOV(l
, r
));
1322 inst
->predicate
= predicated
? BRW_PREDICATE_NORMAL
: BRW_PREDICATE_NONE
;
1329 case GLSL_TYPE_ARRAY
:
1330 for (unsigned int i
= 0; i
< type
->length
; i
++) {
1331 emit_assignment_writes(l
, r
, type
->fields
.array
, predicated
);
1335 case GLSL_TYPE_STRUCT
:
1336 for (unsigned int i
= 0; i
< type
->length
; i
++) {
1337 emit_assignment_writes(l
, r
, type
->fields
.structure
[i
].type
,
1342 case GLSL_TYPE_SAMPLER
:
1343 case GLSL_TYPE_IMAGE
:
1344 case GLSL_TYPE_ATOMIC_UINT
:
1347 case GLSL_TYPE_DOUBLE
:
1348 case GLSL_TYPE_VOID
:
1349 case GLSL_TYPE_ERROR
:
1350 case GLSL_TYPE_INTERFACE
:
1351 unreachable("not reached");
1355 /* If the RHS processing resulted in an instruction generating a
1356 * temporary value, and it would be easy to rewrite the instruction to
1357 * generate its result right into the LHS instead, do so. This ends
1358 * up reliably removing instructions where it can be tricky to do so
1359 * later without real UD chain information.
1362 fs_visitor::try_rewrite_rhs_to_dst(ir_assignment
*ir
,
1365 fs_inst
*pre_rhs_inst
,
1366 fs_inst
*last_rhs_inst
)
1368 /* Only attempt if we're doing a direct assignment. */
1369 if (ir
->condition
||
1370 !(ir
->lhs
->type
->is_scalar() ||
1371 (ir
->lhs
->type
->is_vector() &&
1372 ir
->write_mask
== (1 << ir
->lhs
->type
->vector_elements
) - 1)))
1375 /* Make sure the last instruction generated our source reg. */
1376 fs_inst
*modify
= get_instruction_generating_reg(pre_rhs_inst
,
1382 /* If last_rhs_inst wrote a different number of components than our LHS,
1383 * we can't safely rewrite it.
1385 if (alloc
.sizes
[dst
.reg
] != modify
->regs_written
)
1388 /* Success! Rewrite the instruction. */
1395 fs_visitor::visit(ir_assignment
*ir
)
1400 /* FINISHME: arrays on the lhs */
1401 ir
->lhs
->accept(this);
1404 fs_inst
*pre_rhs_inst
= (fs_inst
*) this->instructions
.get_tail();
1406 ir
->rhs
->accept(this);
1409 fs_inst
*last_rhs_inst
= (fs_inst
*) this->instructions
.get_tail();
1411 assert(l
.file
!= BAD_FILE
);
1412 assert(r
.file
!= BAD_FILE
);
1414 if (try_rewrite_rhs_to_dst(ir
, l
, r
, pre_rhs_inst
, last_rhs_inst
))
1417 if (ir
->condition
) {
1418 emit_bool_to_cond_code(ir
->condition
);
1421 if (ir
->lhs
->type
->is_scalar() ||
1422 ir
->lhs
->type
->is_vector()) {
1423 for (int i
= 0; i
< ir
->lhs
->type
->vector_elements
; i
++) {
1424 if (ir
->write_mask
& (1 << i
)) {
1425 inst
= emit(MOV(l
, r
));
1427 inst
->predicate
= BRW_PREDICATE_NORMAL
;
1433 emit_assignment_writes(l
, r
, ir
->lhs
->type
, ir
->condition
!= NULL
);
1438 fs_visitor::emit_texture_gen4(ir_texture_opcode op
, fs_reg dst
,
1439 fs_reg coordinate
, int coord_components
,
1441 fs_reg lod
, fs_reg dPdy
, int grad_components
,
1446 bool simd16
= false;
1452 if (shadow_c
.file
!= BAD_FILE
) {
1453 for (int i
= 0; i
< coord_components
; i
++) {
1454 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
+ i
), coordinate
));
1455 coordinate
= offset(coordinate
, 1);
1458 /* gen4's SIMD8 sampler always has the slots for u,v,r present.
1459 * the unused slots must be zeroed.
1461 for (int i
= coord_components
; i
< 3; i
++) {
1462 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
+ i
), fs_reg(0.0f
)));
1467 /* There's no plain shadow compare message, so we use shadow
1468 * compare with a bias of 0.0.
1470 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
), fs_reg(0.0f
)));
1472 } else if (op
== ir_txb
|| op
== ir_txl
) {
1473 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
), lod
));
1476 unreachable("Should not get here.");
1479 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
), shadow_c
));
1481 } else if (op
== ir_tex
) {
1482 for (int i
= 0; i
< coord_components
; i
++) {
1483 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
+ i
), coordinate
));
1484 coordinate
= offset(coordinate
, 1);
1486 /* zero the others. */
1487 for (int i
= coord_components
; i
<3; i
++) {
1488 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
+ i
), fs_reg(0.0f
)));
1490 /* gen4's SIMD8 sampler always has the slots for u,v,r present. */
1492 } else if (op
== ir_txd
) {
1495 for (int i
= 0; i
< coord_components
; i
++) {
1496 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
+ i
), coordinate
));
1497 coordinate
= offset(coordinate
, 1);
1499 /* the slots for u and v are always present, but r is optional */
1500 mlen
+= MAX2(coord_components
, 2);
1503 * dPdx = dudx, dvdx, drdx
1504 * dPdy = dudy, dvdy, drdy
1506 * 1-arg: Does not exist.
1508 * 2-arg: dudx dvdx dudy dvdy
1509 * dPdx.x dPdx.y dPdy.x dPdy.y
1512 * 3-arg: dudx dvdx drdx dudy dvdy drdy
1513 * dPdx.x dPdx.y dPdx.z dPdy.x dPdy.y dPdy.z
1514 * m5 m6 m7 m8 m9 m10
1516 for (int i
= 0; i
< grad_components
; i
++) {
1517 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
), dPdx
));
1518 dPdx
= offset(dPdx
, 1);
1520 mlen
+= MAX2(grad_components
, 2);
1522 for (int i
= 0; i
< grad_components
; i
++) {
1523 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
), dPdy
));
1524 dPdy
= offset(dPdy
, 1);
1526 mlen
+= MAX2(grad_components
, 2);
1527 } else if (op
== ir_txs
) {
1528 /* There's no SIMD8 resinfo message on Gen4. Use SIMD16 instead. */
1530 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
, BRW_REGISTER_TYPE_UD
), lod
));
1533 /* Oh joy. gen4 doesn't have SIMD8 non-shadow-compare bias/lod
1534 * instructions. We'll need to do SIMD16 here.
1537 assert(op
== ir_txb
|| op
== ir_txl
|| op
== ir_txf
);
1539 for (int i
= 0; i
< coord_components
; i
++) {
1540 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
+ i
* 2, coordinate
.type
),
1542 coordinate
= offset(coordinate
, 1);
1545 /* Initialize the rest of u/v/r with 0.0. Empirically, this seems to
1546 * be necessary for TXF (ld), but seems wise to do for all messages.
1548 for (int i
= coord_components
; i
< 3; i
++) {
1549 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
+ i
* 2), fs_reg(0.0f
)));
1552 /* lod/bias appears after u/v/r. */
1555 emit(MOV(fs_reg(MRF
, base_mrf
+ mlen
, lod
.type
), lod
));
1558 /* The unused upper half. */
1563 /* Now, since we're doing simd16, the return is 2 interleaved
1564 * vec4s where the odd-indexed ones are junk. We'll need to move
1565 * this weirdness around to the expected layout.
1568 dst
= fs_reg(GRF
, alloc
.allocate(8), orig_dst
.type
);
1573 case ir_tex
: opcode
= SHADER_OPCODE_TEX
; break;
1574 case ir_txb
: opcode
= FS_OPCODE_TXB
; break;
1575 case ir_txl
: opcode
= SHADER_OPCODE_TXL
; break;
1576 case ir_txd
: opcode
= SHADER_OPCODE_TXD
; break;
1577 case ir_txs
: opcode
= SHADER_OPCODE_TXS
; break;
1578 case ir_txf
: opcode
= SHADER_OPCODE_TXF
; break;
1580 unreachable("not reached");
1583 fs_inst
*inst
= emit(opcode
, dst
, reg_undef
, fs_reg(sampler
));
1584 inst
->base_mrf
= base_mrf
;
1586 inst
->header_size
= 1;
1587 inst
->regs_written
= simd16
? 8 : 4;
1590 for (int i
= 0; i
< 4; i
++) {
1591 emit(MOV(orig_dst
, dst
));
1592 orig_dst
= offset(orig_dst
, 1);
1593 dst
= offset(dst
, 2);
1601 fs_visitor::emit_texture_gen4_simd16(ir_texture_opcode op
, fs_reg dst
,
1602 fs_reg coordinate
, int vector_elements
,
1603 fs_reg shadow_c
, fs_reg lod
,
1606 fs_reg
message(MRF
, 2, BRW_REGISTER_TYPE_F
, dispatch_width
);
1607 bool has_lod
= op
== ir_txl
|| op
== ir_txb
|| op
== ir_txf
;
1609 if (has_lod
&& shadow_c
.file
!= BAD_FILE
)
1610 no16("TXB and TXL with shadow comparison unsupported in SIMD16.");
1613 no16("textureGrad unsupported in SIMD16.");
1615 /* Copy the coordinates. */
1616 for (int i
= 0; i
< vector_elements
; i
++) {
1617 emit(MOV(retype(offset(message
, i
), coordinate
.type
), coordinate
));
1618 coordinate
= offset(coordinate
, 1);
1621 fs_reg msg_end
= offset(message
, vector_elements
);
1623 /* Messages other than sample and ld require all three components */
1624 if (has_lod
|| shadow_c
.file
!= BAD_FILE
) {
1625 for (int i
= vector_elements
; i
< 3; i
++) {
1626 emit(MOV(offset(message
, i
), fs_reg(0.0f
)));
1631 fs_reg msg_lod
= retype(offset(message
, 3), op
== ir_txf
?
1632 BRW_REGISTER_TYPE_UD
: BRW_REGISTER_TYPE_F
);
1633 emit(MOV(msg_lod
, lod
));
1634 msg_end
= offset(msg_lod
, 1);
1637 if (shadow_c
.file
!= BAD_FILE
) {
1638 fs_reg msg_ref
= offset(message
, 3 + has_lod
);
1639 emit(MOV(msg_ref
, shadow_c
));
1640 msg_end
= offset(msg_ref
, 1);
1645 case ir_tex
: opcode
= SHADER_OPCODE_TEX
; break;
1646 case ir_txb
: opcode
= FS_OPCODE_TXB
; break;
1647 case ir_txd
: opcode
= SHADER_OPCODE_TXD
; break;
1648 case ir_txl
: opcode
= SHADER_OPCODE_TXL
; break;
1649 case ir_txs
: opcode
= SHADER_OPCODE_TXS
; break;
1650 case ir_txf
: opcode
= SHADER_OPCODE_TXF
; break;
1651 default: unreachable("not reached");
1654 fs_inst
*inst
= emit(opcode
, dst
, reg_undef
, fs_reg(sampler
));
1655 inst
->base_mrf
= message
.reg
- 1;
1656 inst
->mlen
= msg_end
.reg
- inst
->base_mrf
;
1657 inst
->header_size
= 1;
1658 inst
->regs_written
= 8;
1663 /* gen5's sampler has slots for u, v, r, array index, then optional
1664 * parameters like shadow comparitor or LOD bias. If optional
1665 * parameters aren't present, those base slots are optional and don't
1666 * need to be included in the message.
1668 * We don't fill in the unnecessary slots regardless, which may look
1669 * surprising in the disassembly.
1672 fs_visitor::emit_texture_gen5(ir_texture_opcode op
, fs_reg dst
,
1673 fs_reg coordinate
, int vector_elements
,
1675 fs_reg lod
, fs_reg lod2
, int grad_components
,
1676 fs_reg sample_index
, uint32_t sampler
,
1679 int reg_width
= dispatch_width
/ 8;
1680 unsigned header_size
= 0;
1682 fs_reg
message(MRF
, 2, BRW_REGISTER_TYPE_F
, dispatch_width
);
1683 fs_reg msg_coords
= message
;
1686 /* The offsets set up by the ir_texture visitor are in the
1687 * m1 header, so we can't go headerless.
1693 for (int i
= 0; i
< vector_elements
; i
++) {
1694 emit(MOV(retype(offset(msg_coords
, i
), coordinate
.type
), coordinate
));
1695 coordinate
= offset(coordinate
, 1);
1697 fs_reg msg_end
= offset(msg_coords
, vector_elements
);
1698 fs_reg msg_lod
= offset(msg_coords
, 4);
1700 if (shadow_c
.file
!= BAD_FILE
) {
1701 fs_reg msg_shadow
= msg_lod
;
1702 emit(MOV(msg_shadow
, shadow_c
));
1703 msg_lod
= offset(msg_shadow
, 1);
1710 opcode
= SHADER_OPCODE_TEX
;
1713 emit(MOV(msg_lod
, lod
));
1714 msg_end
= offset(msg_lod
, 1);
1716 opcode
= FS_OPCODE_TXB
;
1719 emit(MOV(msg_lod
, lod
));
1720 msg_end
= offset(msg_lod
, 1);
1722 opcode
= SHADER_OPCODE_TXL
;
1727 * dPdx = dudx, dvdx, drdx
1728 * dPdy = dudy, dvdy, drdy
1730 * Load up these values:
1731 * - dudx dudy dvdx dvdy drdx drdy
1732 * - dPdx.x dPdy.x dPdx.y dPdy.y dPdx.z dPdy.z
1735 for (int i
= 0; i
< grad_components
; i
++) {
1736 emit(MOV(msg_end
, lod
));
1737 lod
= offset(lod
, 1);
1738 msg_end
= offset(msg_end
, 1);
1740 emit(MOV(msg_end
, lod2
));
1741 lod2
= offset(lod2
, 1);
1742 msg_end
= offset(msg_end
, 1);
1745 opcode
= SHADER_OPCODE_TXD
;
1749 msg_lod
= retype(msg_end
, BRW_REGISTER_TYPE_UD
);
1750 emit(MOV(msg_lod
, lod
));
1751 msg_end
= offset(msg_lod
, 1);
1753 opcode
= SHADER_OPCODE_TXS
;
1755 case ir_query_levels
:
1757 emit(MOV(retype(msg_lod
, BRW_REGISTER_TYPE_UD
), fs_reg(0u)));
1758 msg_end
= offset(msg_lod
, 1);
1760 opcode
= SHADER_OPCODE_TXS
;
1763 msg_lod
= offset(msg_coords
, 3);
1764 emit(MOV(retype(msg_lod
, BRW_REGISTER_TYPE_UD
), lod
));
1765 msg_end
= offset(msg_lod
, 1);
1767 opcode
= SHADER_OPCODE_TXF
;
1770 msg_lod
= offset(msg_coords
, 3);
1772 emit(MOV(retype(msg_lod
, BRW_REGISTER_TYPE_UD
), fs_reg(0u)));
1774 emit(MOV(retype(offset(msg_lod
, 1), BRW_REGISTER_TYPE_UD
), sample_index
));
1775 msg_end
= offset(msg_lod
, 2);
1777 opcode
= SHADER_OPCODE_TXF_CMS
;
1780 opcode
= SHADER_OPCODE_LOD
;
1783 opcode
= SHADER_OPCODE_TG4
;
1786 unreachable("not reached");
1789 fs_inst
*inst
= emit(opcode
, dst
, reg_undef
, fs_reg(sampler
));
1790 inst
->base_mrf
= message
.reg
;
1791 inst
->mlen
= msg_end
.reg
- message
.reg
;
1792 inst
->header_size
= header_size
;
1793 inst
->regs_written
= 4 * reg_width
;
1795 if (inst
->mlen
> MAX_SAMPLER_MESSAGE_SIZE
) {
1796 fail("Message length >" STRINGIFY(MAX_SAMPLER_MESSAGE_SIZE
)
1797 " disallowed by hardware\n");
1804 is_high_sampler(const struct brw_device_info
*devinfo
, fs_reg sampler
)
1806 if (devinfo
->gen
< 8 && !devinfo
->is_haswell
)
1809 return sampler
.file
!= IMM
|| sampler
.fixed_hw_reg
.dw1
.ud
>= 16;
1813 fs_visitor::emit_texture_gen7(ir_texture_opcode op
, fs_reg dst
,
1814 fs_reg coordinate
, int coord_components
,
1816 fs_reg lod
, fs_reg lod2
, int grad_components
,
1817 fs_reg sample_index
, fs_reg mcs
, fs_reg sampler
,
1818 fs_reg offset_value
)
1820 int reg_width
= dispatch_width
/ 8;
1821 unsigned header_size
= 0;
1823 fs_reg
*sources
= ralloc_array(mem_ctx
, fs_reg
, MAX_SAMPLER_MESSAGE_SIZE
);
1824 for (int i
= 0; i
< MAX_SAMPLER_MESSAGE_SIZE
; i
++) {
1825 sources
[i
] = vgrf(glsl_type::float_type
);
1829 if (op
== ir_tg4
|| offset_value
.file
!= BAD_FILE
||
1830 is_high_sampler(devinfo
, sampler
)) {
1831 /* For general texture offsets (no txf workaround), we need a header to
1832 * put them in. Note that for SIMD16 we're making space for two actual
1833 * hardware registers here, so the emit will have to fix up for this.
1835 * * ir4_tg4 needs to place its channel select in the header,
1836 * for interaction with ARB_texture_swizzle
1838 * The sampler index is only 4-bits, so for larger sampler numbers we
1839 * need to offset the Sampler State Pointer in the header.
1842 sources
[0] = fs_reg(GRF
, alloc
.allocate(1), BRW_REGISTER_TYPE_UD
);
1846 if (shadow_c
.file
!= BAD_FILE
) {
1847 emit(MOV(sources
[length
], shadow_c
));
1851 bool has_nonconstant_offset
=
1852 offset_value
.file
!= BAD_FILE
&& offset_value
.file
!= IMM
;
1853 bool coordinate_done
= false;
1855 /* The sampler can only meaningfully compute LOD for fragment shader
1856 * messages. For all other stages, we change the opcode to ir_txl and
1857 * hardcode the LOD to 0.
1859 if (stage
!= MESA_SHADER_FRAGMENT
&& op
== ir_tex
) {
1864 /* Set up the LOD info */
1870 emit(MOV(sources
[length
], lod
));
1874 emit(MOV(sources
[length
], lod
));
1878 no16("Gen7 does not support sample_d/sample_d_c in SIMD16 mode.");
1880 /* Load dPdx and the coordinate together:
1881 * [hdr], [ref], x, dPdx.x, dPdy.x, y, dPdx.y, dPdy.y, z, dPdx.z, dPdy.z
1883 for (int i
= 0; i
< coord_components
; i
++) {
1884 emit(MOV(sources
[length
], coordinate
));
1885 coordinate
= offset(coordinate
, 1);
1888 /* For cube map array, the coordinate is (u,v,r,ai) but there are
1889 * only derivatives for (u, v, r).
1891 if (i
< grad_components
) {
1892 emit(MOV(sources
[length
], lod
));
1893 lod
= offset(lod
, 1);
1896 emit(MOV(sources
[length
], lod2
));
1897 lod2
= offset(lod2
, 1);
1902 coordinate_done
= true;
1906 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_UD
), lod
));
1909 case ir_query_levels
:
1910 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_UD
), fs_reg(0u)));
1914 /* Unfortunately, the parameters for LD are intermixed: u, lod, v, r.
1915 * On Gen9 they are u, v, lod, r
1918 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_D
), coordinate
));
1919 coordinate
= offset(coordinate
, 1);
1922 if (devinfo
->gen
>= 9) {
1923 if (coord_components
>= 2) {
1924 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_D
), coordinate
));
1925 coordinate
= offset(coordinate
, 1);
1930 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_D
), lod
));
1933 for (int i
= devinfo
->gen
>= 9 ? 2 : 1; i
< coord_components
; i
++) {
1934 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_D
), coordinate
));
1935 coordinate
= offset(coordinate
, 1);
1939 coordinate_done
= true;
1942 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_UD
), sample_index
));
1945 /* data from the multisample control surface */
1946 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_UD
), mcs
));
1949 /* there is no offsetting for this message; just copy in the integer
1950 * texture coordinates
1952 for (int i
= 0; i
< coord_components
; i
++) {
1953 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_D
), coordinate
));
1954 coordinate
= offset(coordinate
, 1);
1958 coordinate_done
= true;
1961 if (has_nonconstant_offset
) {
1962 if (shadow_c
.file
!= BAD_FILE
)
1963 no16("Gen7 does not support gather4_po_c in SIMD16 mode.");
1965 /* More crazy intermixing */
1966 for (int i
= 0; i
< 2; i
++) { /* u, v */
1967 emit(MOV(sources
[length
], coordinate
));
1968 coordinate
= offset(coordinate
, 1);
1972 for (int i
= 0; i
< 2; i
++) { /* offu, offv */
1973 emit(MOV(retype(sources
[length
], BRW_REGISTER_TYPE_D
), offset_value
));
1974 offset_value
= offset(offset_value
, 1);
1978 if (coord_components
== 3) { /* r if present */
1979 emit(MOV(sources
[length
], coordinate
));
1980 coordinate
= offset(coordinate
, 1);
1984 coordinate_done
= true;
1989 /* Set up the coordinate (except for cases where it was done above) */
1990 if (!coordinate_done
) {
1991 for (int i
= 0; i
< coord_components
; i
++) {
1992 emit(MOV(sources
[length
], coordinate
));
1993 coordinate
= offset(coordinate
, 1);
2000 mlen
= length
* reg_width
- header_size
;
2002 mlen
= length
* reg_width
;
2004 fs_reg src_payload
= fs_reg(GRF
, alloc
.allocate(mlen
),
2005 BRW_REGISTER_TYPE_F
, dispatch_width
);
2006 emit(LOAD_PAYLOAD(src_payload
, sources
, length
, header_size
));
2008 /* Generate the SEND */
2011 case ir_tex
: opcode
= SHADER_OPCODE_TEX
; break;
2012 case ir_txb
: opcode
= FS_OPCODE_TXB
; break;
2013 case ir_txl
: opcode
= SHADER_OPCODE_TXL
; break;
2014 case ir_txd
: opcode
= SHADER_OPCODE_TXD
; break;
2015 case ir_txf
: opcode
= SHADER_OPCODE_TXF
; break;
2016 case ir_txf_ms
: opcode
= SHADER_OPCODE_TXF_CMS
; break;
2017 case ir_txs
: opcode
= SHADER_OPCODE_TXS
; break;
2018 case ir_query_levels
: opcode
= SHADER_OPCODE_TXS
; break;
2019 case ir_lod
: opcode
= SHADER_OPCODE_LOD
; break;
2021 if (has_nonconstant_offset
)
2022 opcode
= SHADER_OPCODE_TG4_OFFSET
;
2024 opcode
= SHADER_OPCODE_TG4
;
2027 unreachable("not reached");
2029 fs_inst
*inst
= emit(opcode
, dst
, src_payload
, sampler
);
2030 inst
->base_mrf
= -1;
2032 inst
->header_size
= header_size
;
2033 inst
->regs_written
= 4 * reg_width
;
2035 if (inst
->mlen
> MAX_SAMPLER_MESSAGE_SIZE
) {
2036 fail("Message length >" STRINGIFY(MAX_SAMPLER_MESSAGE_SIZE
)
2037 " disallowed by hardware\n");
2044 fs_visitor::rescale_texcoord(fs_reg coordinate
, int coord_components
,
2045 bool is_rect
, uint32_t sampler
, int texunit
)
2047 fs_inst
*inst
= NULL
;
2048 bool needs_gl_clamp
= true;
2049 fs_reg scale_x
, scale_y
;
2051 /* The 965 requires the EU to do the normalization of GL rectangle
2052 * texture coordinates. We use the program parameter state
2053 * tracking to get the scaling factor.
2056 (devinfo
->gen
< 6 ||
2057 (devinfo
->gen
>= 6 && (key_tex
->gl_clamp_mask
[0] & (1 << sampler
) ||
2058 key_tex
->gl_clamp_mask
[1] & (1 << sampler
))))) {
2059 struct gl_program_parameter_list
*params
= prog
->Parameters
;
2060 int tokens
[STATE_LENGTH
] = {
2062 STATE_TEXRECT_SCALE
,
2068 no16("rectangle scale uniform setup not supported on SIMD16\n");
2069 if (dispatch_width
== 16) {
2073 GLuint index
= _mesa_add_state_reference(params
,
2074 (gl_state_index
*)tokens
);
2075 /* Try to find existing copies of the texrect scale uniforms. */
2076 for (unsigned i
= 0; i
< uniforms
; i
++) {
2077 if (stage_prog_data
->param
[i
] ==
2078 &prog
->Parameters
->ParameterValues
[index
][0]) {
2079 scale_x
= fs_reg(UNIFORM
, i
);
2080 scale_y
= fs_reg(UNIFORM
, i
+ 1);
2085 /* If we didn't already set them up, do so now. */
2086 if (scale_x
.file
== BAD_FILE
) {
2087 scale_x
= fs_reg(UNIFORM
, uniforms
);
2088 scale_y
= fs_reg(UNIFORM
, uniforms
+ 1);
2090 stage_prog_data
->param
[uniforms
++] =
2091 &prog
->Parameters
->ParameterValues
[index
][0];
2092 stage_prog_data
->param
[uniforms
++] =
2093 &prog
->Parameters
->ParameterValues
[index
][1];
2097 /* The 965 requires the EU to do the normalization of GL rectangle
2098 * texture coordinates. We use the program parameter state
2099 * tracking to get the scaling factor.
2101 if (devinfo
->gen
< 6 && is_rect
) {
2102 fs_reg dst
= fs_reg(GRF
, alloc
.allocate(coord_components
));
2103 fs_reg src
= coordinate
;
2106 emit(MUL(dst
, src
, scale_x
));
2107 dst
= offset(dst
, 1);
2108 src
= offset(src
, 1);
2109 emit(MUL(dst
, src
, scale_y
));
2110 } else if (is_rect
) {
2111 /* On gen6+, the sampler handles the rectangle coordinates
2112 * natively, without needing rescaling. But that means we have
2113 * to do GL_CLAMP clamping at the [0, width], [0, height] scale,
2114 * not [0, 1] like the default case below.
2116 needs_gl_clamp
= false;
2118 for (int i
= 0; i
< 2; i
++) {
2119 if (key_tex
->gl_clamp_mask
[i
] & (1 << sampler
)) {
2120 fs_reg chan
= coordinate
;
2121 chan
= offset(chan
, i
);
2123 inst
= emit(BRW_OPCODE_SEL
, chan
, chan
, fs_reg(0.0f
));
2124 inst
->conditional_mod
= BRW_CONDITIONAL_GE
;
2126 /* Our parameter comes in as 1.0/width or 1.0/height,
2127 * because that's what people normally want for doing
2128 * texture rectangle handling. We need width or height
2129 * for clamping, but we don't care enough to make a new
2130 * parameter type, so just invert back.
2132 fs_reg limit
= vgrf(glsl_type::float_type
);
2133 emit(MOV(limit
, i
== 0 ? scale_x
: scale_y
));
2134 emit(SHADER_OPCODE_RCP
, limit
, limit
);
2136 inst
= emit(BRW_OPCODE_SEL
, chan
, chan
, limit
);
2137 inst
->conditional_mod
= BRW_CONDITIONAL_L
;
2142 if (coord_components
> 0 && needs_gl_clamp
) {
2143 for (int i
= 0; i
< MIN2(coord_components
, 3); i
++) {
2144 if (key_tex
->gl_clamp_mask
[i
] & (1 << sampler
)) {
2145 fs_reg chan
= coordinate
;
2146 chan
= offset(chan
, i
);
2148 fs_inst
*inst
= emit(MOV(chan
, chan
));
2149 inst
->saturate
= true;
2156 /* Sample from the MCS surface attached to this multisample texture. */
2158 fs_visitor::emit_mcs_fetch(fs_reg coordinate
, int components
, fs_reg sampler
)
2160 int reg_width
= dispatch_width
/ 8;
2161 fs_reg payload
= fs_reg(GRF
, alloc
.allocate(components
* reg_width
),
2162 BRW_REGISTER_TYPE_F
, dispatch_width
);
2163 fs_reg dest
= vgrf(glsl_type::uvec4_type
);
2164 fs_reg
*sources
= ralloc_array(mem_ctx
, fs_reg
, components
);
2166 /* parameters are: u, v, r; missing parameters are treated as zero */
2167 for (int i
= 0; i
< components
; i
++) {
2168 sources
[i
] = vgrf(glsl_type::float_type
);
2169 emit(MOV(retype(sources
[i
], BRW_REGISTER_TYPE_D
), coordinate
));
2170 coordinate
= offset(coordinate
, 1);
2173 emit(LOAD_PAYLOAD(payload
, sources
, components
, 0));
2175 fs_inst
*inst
= emit(SHADER_OPCODE_TXF_MCS
, dest
, payload
, sampler
);
2176 inst
->base_mrf
= -1;
2177 inst
->mlen
= components
* reg_width
;
2178 inst
->header_size
= 0;
2179 inst
->regs_written
= 4 * reg_width
; /* we only care about one reg of
2180 * response, but the sampler always
2188 fs_visitor::emit_texture(ir_texture_opcode op
,
2189 const glsl_type
*dest_type
,
2190 fs_reg coordinate
, int coord_components
,
2192 fs_reg lod
, fs_reg lod2
, int grad_components
,
2193 fs_reg sample_index
,
2194 fs_reg offset_value
,
2196 int gather_component
,
2200 fs_reg sampler_reg
, int texunit
)
2202 fs_inst
*inst
= NULL
;
2205 /* When tg4 is used with the degenerate ZERO/ONE swizzles, don't bother
2206 * emitting anything other than setting up the constant result.
2208 int swiz
= GET_SWZ(key_tex
->swizzles
[sampler
], gather_component
);
2209 if (swiz
== SWIZZLE_ZERO
|| swiz
== SWIZZLE_ONE
) {
2211 fs_reg res
= vgrf(glsl_type::vec4_type
);
2214 for (int i
=0; i
<4; i
++) {
2215 emit(MOV(res
, fs_reg(swiz
== SWIZZLE_ZERO
? 0.0f
: 1.0f
)));
2216 res
= offset(res
, 1);
2222 if (coordinate
.file
!= BAD_FILE
) {
2223 /* FINISHME: Texture coordinate rescaling doesn't work with non-constant
2224 * samplers. This should only be a problem with GL_CLAMP on Gen7.
2226 coordinate
= rescale_texcoord(coordinate
, coord_components
, is_rect
,
2230 /* Writemasking doesn't eliminate channels on SIMD8 texture
2231 * samples, so don't worry about them.
2233 fs_reg dst
= vgrf(glsl_type::get_instance(dest_type
->base_type
, 4, 1));
2235 if (devinfo
->gen
>= 7) {
2236 inst
= emit_texture_gen7(op
, dst
, coordinate
, coord_components
,
2237 shadow_c
, lod
, lod2
, grad_components
,
2238 sample_index
, mcs
, sampler_reg
,
2240 } else if (devinfo
->gen
>= 5) {
2241 inst
= emit_texture_gen5(op
, dst
, coordinate
, coord_components
,
2242 shadow_c
, lod
, lod2
, grad_components
,
2243 sample_index
, sampler
,
2244 offset_value
.file
!= BAD_FILE
);
2245 } else if (dispatch_width
== 16) {
2246 inst
= emit_texture_gen4_simd16(op
, dst
, coordinate
, coord_components
,
2247 shadow_c
, lod
, sampler
);
2249 inst
= emit_texture_gen4(op
, dst
, coordinate
, coord_components
,
2250 shadow_c
, lod
, lod2
, grad_components
,
2254 if (shadow_c
.file
!= BAD_FILE
)
2255 inst
->shadow_compare
= true;
2257 if (offset_value
.file
== IMM
)
2258 inst
->offset
= offset_value
.fixed_hw_reg
.dw1
.ud
;
2262 gather_channel(gather_component
, sampler
) << 16; /* M0.2:16-17 */
2264 if (devinfo
->gen
== 6)
2265 emit_gen6_gather_wa(key_tex
->gen6_gather_wa
[sampler
], dst
);
2268 /* fixup #layers for cube map arrays */
2269 if (op
== ir_txs
&& is_cube_array
) {
2270 fs_reg depth
= offset(dst
, 2);
2271 fs_reg fixed_depth
= vgrf(glsl_type::int_type
);
2272 emit_math(SHADER_OPCODE_INT_QUOTIENT
, fixed_depth
, depth
, fs_reg(6));
2274 fs_reg
*fixed_payload
= ralloc_array(mem_ctx
, fs_reg
, inst
->regs_written
);
2275 int components
= inst
->regs_written
/ (dst
.width
/ 8);
2276 for (int i
= 0; i
< components
; i
++) {
2278 fixed_payload
[i
] = fixed_depth
;
2280 fixed_payload
[i
] = offset(dst
, i
);
2283 emit(LOAD_PAYLOAD(dst
, fixed_payload
, components
, 0));
2286 swizzle_result(op
, dest_type
->vector_elements
, dst
, sampler
);
2290 fs_visitor::visit(ir_texture
*ir
)
2293 _mesa_get_sampler_uniform_value(ir
->sampler
, shader_prog
, prog
);
2295 ir_rvalue
*nonconst_sampler_index
=
2296 _mesa_get_sampler_array_nonconst_index(ir
->sampler
);
2298 /* Handle non-constant sampler array indexing */
2300 if (nonconst_sampler_index
) {
2301 /* The highest sampler which may be used by this operation is
2302 * the last element of the array. Mark it here, because the generator
2303 * doesn't have enough information to determine the bound.
2305 uint32_t array_size
= ir
->sampler
->as_dereference_array()
2306 ->array
->type
->array_size();
2308 uint32_t max_used
= sampler
+ array_size
- 1;
2309 if (ir
->op
== ir_tg4
&& devinfo
->gen
< 8) {
2310 max_used
+= stage_prog_data
->binding_table
.gather_texture_start
;
2312 max_used
+= stage_prog_data
->binding_table
.texture_start
;
2315 brw_mark_surface_used(prog_data
, max_used
);
2317 /* Emit code to evaluate the actual indexing expression */
2318 nonconst_sampler_index
->accept(this);
2319 fs_reg temp
= vgrf(glsl_type::uint_type
);
2320 emit(ADD(temp
, this->result
, fs_reg(sampler
)));
2321 emit_uniformize(temp
, temp
);
2325 /* Single sampler, or constant array index; the indexing expression
2326 * is just an immediate.
2328 sampler_reg
= fs_reg(sampler
);
2331 /* FINISHME: We're failing to recompile our programs when the sampler is
2332 * updated. This only matters for the texture rectangle scale parameters
2333 * (pre-gen6, or gen6+ with GL_CLAMP).
2335 int texunit
= prog
->SamplerUnits
[sampler
];
2337 /* Should be lowered by do_lower_texture_projection */
2338 assert(!ir
->projector
);
2340 /* Should be lowered */
2341 assert(!ir
->offset
|| !ir
->offset
->type
->is_array());
2343 /* Generate code to compute all the subexpression trees. This has to be
2344 * done before loading any values into MRFs for the sampler message since
2345 * generating these values may involve SEND messages that need the MRFs.
2348 int coord_components
= 0;
2349 if (ir
->coordinate
) {
2350 coord_components
= ir
->coordinate
->type
->vector_elements
;
2351 ir
->coordinate
->accept(this);
2352 coordinate
= this->result
;
2355 fs_reg shadow_comparitor
;
2356 if (ir
->shadow_comparitor
) {
2357 ir
->shadow_comparitor
->accept(this);
2358 shadow_comparitor
= this->result
;
2361 fs_reg offset_value
;
2363 ir_constant
*const_offset
= ir
->offset
->as_constant();
2365 /* Store the header bitfield in an IMM register. This allows us to
2366 * use offset_value.file to distinguish between no offset, a constant
2367 * offset, and a non-constant offset.
2370 fs_reg(brw_texture_offset(const_offset
->value
.i
,
2371 const_offset
->type
->vector_elements
));
2373 ir
->offset
->accept(this);
2374 offset_value
= this->result
;
2378 fs_reg lod
, lod2
, sample_index
, mcs
;
2379 int grad_components
= 0;
2384 case ir_query_levels
:
2387 ir
->lod_info
.bias
->accept(this);
2391 ir
->lod_info
.grad
.dPdx
->accept(this);
2394 ir
->lod_info
.grad
.dPdy
->accept(this);
2395 lod2
= this->result
;
2397 grad_components
= ir
->lod_info
.grad
.dPdx
->type
->vector_elements
;
2402 ir
->lod_info
.lod
->accept(this);
2406 ir
->lod_info
.sample_index
->accept(this);
2407 sample_index
= this->result
;
2409 if (devinfo
->gen
>= 7 &&
2410 key_tex
->compressed_multisample_layout_mask
& (1 << sampler
)) {
2411 mcs
= emit_mcs_fetch(coordinate
, ir
->coordinate
->type
->vector_elements
,
2418 unreachable("Unrecognized texture opcode");
2421 int gather_component
= 0;
2422 if (ir
->op
== ir_tg4
)
2423 gather_component
= ir
->lod_info
.component
->as_constant()->value
.i
[0];
2426 ir
->sampler
->type
->sampler_dimensionality
== GLSL_SAMPLER_DIM_RECT
;
2428 bool is_cube_array
=
2429 ir
->sampler
->type
->sampler_dimensionality
== GLSL_SAMPLER_DIM_CUBE
&&
2430 ir
->sampler
->type
->sampler_array
;
2432 emit_texture(ir
->op
, ir
->type
, coordinate
, coord_components
,
2433 shadow_comparitor
, lod
, lod2
, grad_components
,
2434 sample_index
, offset_value
, mcs
,
2435 gather_component
, is_cube_array
, is_rect
, sampler
,
2436 sampler_reg
, texunit
);
2440 * Apply workarounds for Gen6 gather with UINT/SINT
2443 fs_visitor::emit_gen6_gather_wa(uint8_t wa
, fs_reg dst
)
2448 int width
= (wa
& WA_8BIT
) ? 8 : 16;
2450 for (int i
= 0; i
< 4; i
++) {
2451 fs_reg dst_f
= retype(dst
, BRW_REGISTER_TYPE_F
);
2452 /* Convert from UNORM to UINT */
2453 emit(MUL(dst_f
, dst_f
, fs_reg((float)((1 << width
) - 1))));
2454 emit(MOV(dst
, dst_f
));
2457 /* Reinterpret the UINT value as a signed INT value by
2458 * shifting the sign bit into place, then shifting back
2461 emit(SHL(dst
, dst
, fs_reg(32 - width
)));
2462 emit(ASR(dst
, dst
, fs_reg(32 - width
)));
2465 dst
= offset(dst
, 1);
2470 * Set up the gather channel based on the swizzle, for gather4.
2473 fs_visitor::gather_channel(int orig_chan
, uint32_t sampler
)
2475 int swiz
= GET_SWZ(key_tex
->swizzles
[sampler
], orig_chan
);
2477 case SWIZZLE_X
: return 0;
2479 /* gather4 sampler is broken for green channel on RG32F --
2480 * we must ask for blue instead.
2482 if (key_tex
->gather_channel_quirk_mask
& (1 << sampler
))
2485 case SWIZZLE_Z
: return 2;
2486 case SWIZZLE_W
: return 3;
2488 unreachable("Not reached"); /* zero, one swizzles handled already */
2493 * Swizzle the result of a texture result. This is necessary for
2494 * EXT_texture_swizzle as well as DEPTH_TEXTURE_MODE for shadow comparisons.
2497 fs_visitor::swizzle_result(ir_texture_opcode op
, int dest_components
,
2498 fs_reg orig_val
, uint32_t sampler
)
2500 if (op
== ir_query_levels
) {
2501 /* # levels is in .w */
2502 this->result
= offset(orig_val
, 3);
2506 this->result
= orig_val
;
2508 /* txs,lod don't actually sample the texture, so swizzling the result
2511 if (op
== ir_txs
|| op
== ir_lod
|| op
== ir_tg4
)
2514 if (dest_components
== 1) {
2515 /* Ignore DEPTH_TEXTURE_MODE swizzling. */
2516 } else if (key_tex
->swizzles
[sampler
] != SWIZZLE_NOOP
) {
2517 fs_reg swizzled_result
= vgrf(glsl_type::vec4_type
);
2518 swizzled_result
.type
= orig_val
.type
;
2520 for (int i
= 0; i
< 4; i
++) {
2521 int swiz
= GET_SWZ(key_tex
->swizzles
[sampler
], i
);
2522 fs_reg l
= swizzled_result
;
2525 if (swiz
== SWIZZLE_ZERO
) {
2526 emit(MOV(l
, fs_reg(0.0f
)));
2527 } else if (swiz
== SWIZZLE_ONE
) {
2528 emit(MOV(l
, fs_reg(1.0f
)));
2530 emit(MOV(l
, offset(orig_val
,
2531 GET_SWZ(key_tex
->swizzles
[sampler
], i
))));
2534 this->result
= swizzled_result
;
2539 fs_visitor::visit(ir_swizzle
*ir
)
2541 ir
->val
->accept(this);
2542 fs_reg val
= this->result
;
2544 if (ir
->type
->vector_elements
== 1) {
2545 this->result
= offset(this->result
, ir
->mask
.x
);
2549 fs_reg result
= vgrf(ir
->type
);
2550 this->result
= result
;
2552 for (unsigned int i
= 0; i
< ir
->type
->vector_elements
; i
++) {
2553 fs_reg channel
= val
;
2571 emit(MOV(result
, offset(channel
, swiz
)));
2572 result
= offset(result
, 1);
2577 fs_visitor::visit(ir_discard
*ir
)
2579 /* We track our discarded pixels in f0.1. By predicating on it, we can
2580 * update just the flag bits that aren't yet discarded. If there's no
2581 * condition, we emit a CMP of g0 != g0, so all currently executing
2582 * channels will get turned off.
2585 if (ir
->condition
) {
2586 emit_bool_to_cond_code(ir
->condition
);
2587 cmp
= (fs_inst
*) this->instructions
.get_tail();
2588 cmp
->conditional_mod
= brw_negate_cmod(cmp
->conditional_mod
);
2590 fs_reg some_reg
= fs_reg(retype(brw_vec8_grf(0, 0),
2591 BRW_REGISTER_TYPE_UW
));
2592 cmp
= emit(CMP(reg_null_f
, some_reg
, some_reg
, BRW_CONDITIONAL_NZ
));
2594 cmp
->predicate
= BRW_PREDICATE_NORMAL
;
2595 cmp
->flag_subreg
= 1;
2597 if (devinfo
->gen
>= 6) {
2598 emit_discard_jump();
2603 fs_visitor::visit(ir_constant
*ir
)
2605 /* Set this->result to reg at the bottom of the function because some code
2606 * paths will cause this visitor to be applied to other fields. This will
2607 * cause the value stored in this->result to be modified.
2609 * Make reg constant so that it doesn't get accidentally modified along the
2610 * way. Yes, I actually had this problem. :(
2612 const fs_reg reg
= vgrf(ir
->type
);
2613 fs_reg dst_reg
= reg
;
2615 if (ir
->type
->is_array()) {
2616 const unsigned size
= type_size(ir
->type
->fields
.array
);
2618 for (unsigned i
= 0; i
< ir
->type
->length
; i
++) {
2619 ir
->array_elements
[i
]->accept(this);
2620 fs_reg src_reg
= this->result
;
2622 dst_reg
.type
= src_reg
.type
;
2623 for (unsigned j
= 0; j
< size
; j
++) {
2624 emit(MOV(dst_reg
, src_reg
));
2625 src_reg
= offset(src_reg
, 1);
2626 dst_reg
= offset(dst_reg
, 1);
2629 } else if (ir
->type
->is_record()) {
2630 foreach_in_list(ir_constant
, field
, &ir
->components
) {
2631 const unsigned size
= type_size(field
->type
);
2633 field
->accept(this);
2634 fs_reg src_reg
= this->result
;
2636 dst_reg
.type
= src_reg
.type
;
2637 for (unsigned j
= 0; j
< size
; j
++) {
2638 emit(MOV(dst_reg
, src_reg
));
2639 src_reg
= offset(src_reg
, 1);
2640 dst_reg
= offset(dst_reg
, 1);
2644 const unsigned size
= type_size(ir
->type
);
2646 for (unsigned i
= 0; i
< size
; i
++) {
2647 switch (ir
->type
->base_type
) {
2648 case GLSL_TYPE_FLOAT
:
2649 emit(MOV(dst_reg
, fs_reg(ir
->value
.f
[i
])));
2651 case GLSL_TYPE_UINT
:
2652 emit(MOV(dst_reg
, fs_reg(ir
->value
.u
[i
])));
2655 emit(MOV(dst_reg
, fs_reg(ir
->value
.i
[i
])));
2657 case GLSL_TYPE_BOOL
:
2658 emit(MOV(dst_reg
, fs_reg(ir
->value
.b
[i
] != 0 ? ~0 : 0)));
2661 unreachable("Non-float/uint/int/bool constant");
2663 dst_reg
= offset(dst_reg
, 1);
2671 fs_visitor::emit_bool_to_cond_code(ir_rvalue
*ir
)
2673 ir_expression
*expr
= ir
->as_expression();
2675 if (!expr
|| expr
->operation
== ir_binop_ubo_load
) {
2678 fs_inst
*inst
= emit(AND(reg_null_d
, this->result
, fs_reg(1)));
2679 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2685 assert(expr
->get_num_operands() <= 3);
2686 for (unsigned int i
= 0; i
< expr
->get_num_operands(); i
++) {
2687 assert(expr
->operands
[i
]->type
->is_scalar());
2689 expr
->operands
[i
]->accept(this);
2690 op
[i
] = this->result
;
2692 resolve_ud_negate(&op
[i
]);
2695 emit_bool_to_cond_code_of_reg(expr
, op
);
2699 fs_visitor::emit_bool_to_cond_code_of_reg(ir_expression
*expr
, fs_reg op
[3])
2703 switch (expr
->operation
) {
2704 case ir_unop_logic_not
:
2705 inst
= emit(AND(reg_null_d
, op
[0], fs_reg(1)));
2706 inst
->conditional_mod
= BRW_CONDITIONAL_Z
;
2709 case ir_binop_logic_xor
:
2710 if (devinfo
->gen
<= 5) {
2711 fs_reg temp
= vgrf(expr
->type
);
2712 emit(XOR(temp
, op
[0], op
[1]));
2713 inst
= emit(AND(reg_null_d
, temp
, fs_reg(1)));
2715 inst
= emit(XOR(reg_null_d
, op
[0], op
[1]));
2717 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2720 case ir_binop_logic_or
:
2721 if (devinfo
->gen
<= 5) {
2722 fs_reg temp
= vgrf(expr
->type
);
2723 emit(OR(temp
, op
[0], op
[1]));
2724 inst
= emit(AND(reg_null_d
, temp
, fs_reg(1)));
2726 inst
= emit(OR(reg_null_d
, op
[0], op
[1]));
2728 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2731 case ir_binop_logic_and
:
2732 if (devinfo
->gen
<= 5) {
2733 fs_reg temp
= vgrf(expr
->type
);
2734 emit(AND(temp
, op
[0], op
[1]));
2735 inst
= emit(AND(reg_null_d
, temp
, fs_reg(1)));
2737 inst
= emit(AND(reg_null_d
, op
[0], op
[1]));
2739 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2743 if (devinfo
->gen
>= 6) {
2744 emit(CMP(reg_null_d
, op
[0], fs_reg(0.0f
), BRW_CONDITIONAL_NZ
));
2746 inst
= emit(MOV(reg_null_f
, op
[0]));
2747 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2752 if (devinfo
->gen
>= 6) {
2753 emit(CMP(reg_null_d
, op
[0], fs_reg(0), BRW_CONDITIONAL_NZ
));
2755 inst
= emit(MOV(reg_null_d
, op
[0]));
2756 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2760 case ir_binop_greater
:
2761 case ir_binop_gequal
:
2763 case ir_binop_lequal
:
2764 case ir_binop_equal
:
2765 case ir_binop_all_equal
:
2766 case ir_binop_nequal
:
2767 case ir_binop_any_nequal
:
2768 if (devinfo
->gen
<= 5) {
2769 resolve_bool_comparison(expr
->operands
[0], &op
[0]);
2770 resolve_bool_comparison(expr
->operands
[1], &op
[1]);
2773 emit(CMP(reg_null_d
, op
[0], op
[1],
2774 brw_conditional_for_comparison(expr
->operation
)));
2777 case ir_triop_csel
: {
2778 /* Expand the boolean condition into the flag register. */
2779 inst
= emit(MOV(reg_null_d
, op
[0]));
2780 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2782 /* Select which boolean to return. */
2783 fs_reg temp
= vgrf(expr
->operands
[1]->type
);
2784 inst
= emit(SEL(temp
, op
[1], op
[2]));
2785 inst
->predicate
= BRW_PREDICATE_NORMAL
;
2787 /* Expand the result to a condition code. */
2788 inst
= emit(MOV(reg_null_d
, temp
));
2789 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2794 unreachable("not reached");
2799 * Emit a gen6 IF statement with the comparison folded into the IF
2803 fs_visitor::emit_if_gen6(ir_if
*ir
)
2805 ir_expression
*expr
= ir
->condition
->as_expression();
2807 if (expr
&& expr
->operation
!= ir_binop_ubo_load
) {
2812 assert(expr
->get_num_operands() <= 3);
2813 for (unsigned int i
= 0; i
< expr
->get_num_operands(); i
++) {
2814 assert(expr
->operands
[i
]->type
->is_scalar());
2816 expr
->operands
[i
]->accept(this);
2817 op
[i
] = this->result
;
2820 switch (expr
->operation
) {
2821 case ir_unop_logic_not
:
2822 emit(IF(op
[0], fs_reg(0), BRW_CONDITIONAL_Z
));
2825 case ir_binop_logic_xor
:
2826 emit(IF(op
[0], op
[1], BRW_CONDITIONAL_NZ
));
2829 case ir_binop_logic_or
:
2830 temp
= vgrf(glsl_type::bool_type
);
2831 emit(OR(temp
, op
[0], op
[1]));
2832 emit(IF(temp
, fs_reg(0), BRW_CONDITIONAL_NZ
));
2835 case ir_binop_logic_and
:
2836 temp
= vgrf(glsl_type::bool_type
);
2837 emit(AND(temp
, op
[0], op
[1]));
2838 emit(IF(temp
, fs_reg(0), BRW_CONDITIONAL_NZ
));
2842 inst
= emit(BRW_OPCODE_IF
, reg_null_f
, op
[0], fs_reg(0));
2843 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2847 emit(IF(op
[0], fs_reg(0), BRW_CONDITIONAL_NZ
));
2850 case ir_binop_greater
:
2851 case ir_binop_gequal
:
2853 case ir_binop_lequal
:
2854 case ir_binop_equal
:
2855 case ir_binop_all_equal
:
2856 case ir_binop_nequal
:
2857 case ir_binop_any_nequal
:
2858 if (devinfo
->gen
<= 5) {
2859 resolve_bool_comparison(expr
->operands
[0], &op
[0]);
2860 resolve_bool_comparison(expr
->operands
[1], &op
[1]);
2863 emit(IF(op
[0], op
[1],
2864 brw_conditional_for_comparison(expr
->operation
)));
2867 case ir_triop_csel
: {
2868 /* Expand the boolean condition into the flag register. */
2869 fs_inst
*inst
= emit(MOV(reg_null_d
, op
[0]));
2870 inst
->conditional_mod
= BRW_CONDITIONAL_NZ
;
2872 /* Select which boolean to use as the result. */
2873 fs_reg temp
= vgrf(expr
->operands
[1]->type
);
2874 inst
= emit(SEL(temp
, op
[1], op
[2]));
2875 inst
->predicate
= BRW_PREDICATE_NORMAL
;
2877 emit(IF(temp
, fs_reg(0), BRW_CONDITIONAL_NZ
));
2882 unreachable("not reached");
2886 ir
->condition
->accept(this);
2887 emit(IF(this->result
, fs_reg(0), BRW_CONDITIONAL_NZ
));
2891 fs_visitor::try_opt_frontfacing_ternary(ir_if
*ir
)
2893 ir_dereference_variable
*deref
= ir
->condition
->as_dereference_variable();
2894 if (!deref
|| strcmp(deref
->var
->name
, "gl_FrontFacing") != 0)
2897 if (ir
->then_instructions
.length() != 1 ||
2898 ir
->else_instructions
.length() != 1)
2901 ir_assignment
*then_assign
=
2902 ((ir_instruction
*)ir
->then_instructions
.head
)->as_assignment();
2903 ir_assignment
*else_assign
=
2904 ((ir_instruction
*)ir
->else_instructions
.head
)->as_assignment();
2906 if (!then_assign
|| then_assign
->condition
||
2907 !else_assign
|| else_assign
->condition
||
2908 then_assign
->write_mask
!= else_assign
->write_mask
||
2909 !then_assign
->lhs
->equals(else_assign
->lhs
))
2912 ir_constant
*then_rhs
= then_assign
->rhs
->as_constant();
2913 ir_constant
*else_rhs
= else_assign
->rhs
->as_constant();
2915 if (!then_rhs
|| !else_rhs
)
2918 if (then_rhs
->type
->base_type
!= GLSL_TYPE_FLOAT
)
2921 if ((then_rhs
->is_one() && else_rhs
->is_negative_one()) ||
2922 (else_rhs
->is_one() && then_rhs
->is_negative_one())) {
2923 then_assign
->lhs
->accept(this);
2924 fs_reg dst
= this->result
;
2925 dst
.type
= BRW_REGISTER_TYPE_D
;
2926 fs_reg tmp
= vgrf(glsl_type::int_type
);
2928 if (devinfo
->gen
>= 6) {
2929 /* Bit 15 of g0.0 is 0 if the polygon is front facing. */
2930 fs_reg g0
= fs_reg(retype(brw_vec1_grf(0, 0), BRW_REGISTER_TYPE_W
));
2932 /* For (gl_FrontFacing ? 1.0 : -1.0), emit:
2934 * or(8) tmp.1<2>W g0.0<0,1,0>W 0x00003f80W
2935 * and(8) dst<1>D tmp<8,8,1>D 0xbf800000D
2937 * and negate g0.0<0,1,0>W for (gl_FrontFacing ? -1.0 : 1.0).
2940 if (then_rhs
->is_negative_one()) {
2941 assert(else_rhs
->is_one());
2945 tmp
.type
= BRW_REGISTER_TYPE_W
;
2946 tmp
.subreg_offset
= 2;
2949 fs_inst
*or_inst
= emit(OR(tmp
, g0
, fs_reg(0x3f80)));
2950 or_inst
->src
[1].type
= BRW_REGISTER_TYPE_UW
;
2952 tmp
.type
= BRW_REGISTER_TYPE_D
;
2953 tmp
.subreg_offset
= 0;
2956 /* Bit 31 of g1.6 is 0 if the polygon is front facing. */
2957 fs_reg g1_6
= fs_reg(retype(brw_vec1_grf(1, 6), BRW_REGISTER_TYPE_D
));
2959 /* For (gl_FrontFacing ? 1.0 : -1.0), emit:
2961 * or(8) tmp<1>D g1.6<0,1,0>D 0x3f800000D
2962 * and(8) dst<1>D tmp<8,8,1>D 0xbf800000D
2964 * and negate g1.6<0,1,0>D for (gl_FrontFacing ? -1.0 : 1.0).
2967 if (then_rhs
->is_negative_one()) {
2968 assert(else_rhs
->is_one());
2972 emit(OR(tmp
, g1_6
, fs_reg(0x3f800000)));
2974 emit(AND(dst
, tmp
, fs_reg(0xbf800000)));
2982 * Try to replace IF/MOV/ELSE/MOV/ENDIF with SEL.
2984 * Many GLSL shaders contain the following pattern:
2986 * x = condition ? foo : bar
2988 * The compiler emits an ir_if tree for this, since each subexpression might be
2989 * a complex tree that could have side-effects or short-circuit logic.
2991 * However, the common case is to simply select one of two constants or
2992 * variable values---which is exactly what SEL is for. In this case, the
2993 * assembly looks like:
3001 * which can be easily translated into:
3003 * (+f0) SEL dst src0 src1
3005 * If src0 is an immediate value, we promote it to a temporary GRF.
3008 fs_visitor::try_replace_with_sel()
3010 fs_inst
*endif_inst
= (fs_inst
*) instructions
.get_tail();
3011 assert(endif_inst
->opcode
== BRW_OPCODE_ENDIF
);
3013 /* Pattern match in reverse: IF, MOV, ELSE, MOV, ENDIF. */
3015 BRW_OPCODE_IF
, BRW_OPCODE_MOV
, BRW_OPCODE_ELSE
, BRW_OPCODE_MOV
,
3018 fs_inst
*match
= (fs_inst
*) endif_inst
->prev
;
3019 for (int i
= 0; i
< 4; i
++) {
3020 if (match
->is_head_sentinel() || match
->opcode
!= opcodes
[4-i
-1])
3022 match
= (fs_inst
*) match
->prev
;
3025 /* The opcodes match; it looks like the right sequence of instructions. */
3026 fs_inst
*else_mov
= (fs_inst
*) endif_inst
->prev
;
3027 fs_inst
*then_mov
= (fs_inst
*) else_mov
->prev
->prev
;
3028 fs_inst
*if_inst
= (fs_inst
*) then_mov
->prev
;
3030 /* Check that the MOVs are the right form. */
3031 if (then_mov
->dst
.equals(else_mov
->dst
) &&
3032 !then_mov
->is_partial_write() &&
3033 !else_mov
->is_partial_write()) {
3035 /* Remove the matched instructions; we'll emit a SEL to replace them. */
3036 while (!if_inst
->next
->is_tail_sentinel())
3037 if_inst
->next
->exec_node::remove();
3038 if_inst
->exec_node::remove();
3040 /* Only the last source register can be a constant, so if the MOV in
3041 * the "then" clause uses a constant, we need to put it in a temporary.
3043 fs_reg
src0(then_mov
->src
[0]);
3044 if (src0
.file
== IMM
) {
3045 src0
= vgrf(glsl_type::float_type
);
3046 src0
.type
= then_mov
->src
[0].type
;
3047 emit(MOV(src0
, then_mov
->src
[0]));
3051 if (if_inst
->conditional_mod
) {
3052 /* Sandybridge-specific IF with embedded comparison */
3053 emit(CMP(reg_null_d
, if_inst
->src
[0], if_inst
->src
[1],
3054 if_inst
->conditional_mod
));
3055 sel
= emit(BRW_OPCODE_SEL
, then_mov
->dst
, src0
, else_mov
->src
[0]);
3056 sel
->predicate
= BRW_PREDICATE_NORMAL
;
3058 /* Separate CMP and IF instructions */
3059 sel
= emit(BRW_OPCODE_SEL
, then_mov
->dst
, src0
, else_mov
->src
[0]);
3060 sel
->predicate
= if_inst
->predicate
;
3061 sel
->predicate_inverse
= if_inst
->predicate_inverse
;
3071 fs_visitor::visit(ir_if
*ir
)
3073 if (try_opt_frontfacing_ternary(ir
))
3076 /* Don't point the annotation at the if statement, because then it plus
3077 * the then and else blocks get printed.
3079 this->base_ir
= ir
->condition
;
3081 if (devinfo
->gen
== 6) {
3084 emit_bool_to_cond_code(ir
->condition
);
3086 emit(IF(BRW_PREDICATE_NORMAL
));
3089 foreach_in_list(ir_instruction
, ir_
, &ir
->then_instructions
) {
3090 this->base_ir
= ir_
;
3094 if (!ir
->else_instructions
.is_empty()) {
3095 emit(BRW_OPCODE_ELSE
);
3097 foreach_in_list(ir_instruction
, ir_
, &ir
->else_instructions
) {
3098 this->base_ir
= ir_
;
3103 emit(BRW_OPCODE_ENDIF
);
3105 if (!try_replace_with_sel() && devinfo
->gen
< 6) {
3106 no16("Can't support (non-uniform) control flow on SIMD16\n");
3111 fs_visitor::visit(ir_loop
*ir
)
3113 if (devinfo
->gen
< 6) {
3114 no16("Can't support (non-uniform) control flow on SIMD16\n");
3117 this->base_ir
= NULL
;
3118 emit(BRW_OPCODE_DO
);
3120 foreach_in_list(ir_instruction
, ir_
, &ir
->body_instructions
) {
3121 this->base_ir
= ir_
;
3125 this->base_ir
= NULL
;
3126 emit(BRW_OPCODE_WHILE
);
3130 fs_visitor::visit(ir_loop_jump
*ir
)
3133 case ir_loop_jump::jump_break
:
3134 emit(BRW_OPCODE_BREAK
);
3136 case ir_loop_jump::jump_continue
:
3137 emit(BRW_OPCODE_CONTINUE
);
3143 fs_visitor::visit_atomic_counter_intrinsic(ir_call
*ir
)
3145 ir_dereference
*deref
= static_cast<ir_dereference
*>(
3146 ir
->actual_parameters
.get_head());
3147 ir_variable
*location
= deref
->variable_referenced();
3148 unsigned surf_index
= (stage_prog_data
->binding_table
.abo_start
+
3149 location
->data
.binding
);
3151 /* Calculate the surface offset */
3152 fs_reg offset
= vgrf(glsl_type::uint_type
);
3153 ir_dereference_array
*deref_array
= deref
->as_dereference_array();
3156 deref_array
->array_index
->accept(this);
3158 fs_reg tmp
= vgrf(glsl_type::uint_type
);
3159 emit(MUL(tmp
, this->result
, fs_reg(ATOMIC_COUNTER_SIZE
)));
3160 emit(ADD(offset
, tmp
, fs_reg(location
->data
.atomic
.offset
)));
3162 offset
= fs_reg(location
->data
.atomic
.offset
);
3165 /* Emit the appropriate machine instruction */
3166 const char *callee
= ir
->callee
->function_name();
3167 ir
->return_deref
->accept(this);
3168 fs_reg dst
= this->result
;
3170 if (!strcmp("__intrinsic_atomic_read", callee
)) {
3171 emit_untyped_surface_read(surf_index
, dst
, offset
);
3173 } else if (!strcmp("__intrinsic_atomic_increment", callee
)) {
3174 emit_untyped_atomic(BRW_AOP_INC
, surf_index
, dst
, offset
,
3175 fs_reg(), fs_reg());
3177 } else if (!strcmp("__intrinsic_atomic_predecrement", callee
)) {
3178 emit_untyped_atomic(BRW_AOP_PREDEC
, surf_index
, dst
, offset
,
3179 fs_reg(), fs_reg());
3184 fs_visitor::visit(ir_call
*ir
)
3186 const char *callee
= ir
->callee
->function_name();
3188 if (!strcmp("__intrinsic_atomic_read", callee
) ||
3189 !strcmp("__intrinsic_atomic_increment", callee
) ||
3190 !strcmp("__intrinsic_atomic_predecrement", callee
)) {
3191 visit_atomic_counter_intrinsic(ir
);
3193 unreachable("Unsupported intrinsic.");
3198 fs_visitor::visit(ir_return
*)
3200 unreachable("FINISHME");
3204 fs_visitor::visit(ir_function
*ir
)
3206 /* Ignore function bodies other than main() -- we shouldn't see calls to
3207 * them since they should all be inlined before we get to ir_to_mesa.
3209 if (strcmp(ir
->name
, "main") == 0) {
3210 const ir_function_signature
*sig
;
3213 sig
= ir
->matching_signature(NULL
, &empty
, false);
3217 foreach_in_list(ir_instruction
, ir_
, &sig
->body
) {
3218 this->base_ir
= ir_
;
3225 fs_visitor::visit(ir_function_signature
*)
3227 unreachable("not reached");
3231 fs_visitor::visit(ir_emit_vertex
*)
3233 unreachable("not reached");
3237 fs_visitor::visit(ir_end_primitive
*)
3239 unreachable("not reached");
3243 fs_visitor::emit_untyped_atomic(unsigned atomic_op
, unsigned surf_index
,
3244 fs_reg dst
, fs_reg offset
, fs_reg src0
,
3247 int reg_width
= dispatch_width
/ 8;
3250 fs_reg
*sources
= ralloc_array(mem_ctx
, fs_reg
, 4);
3252 sources
[0] = fs_reg(GRF
, alloc
.allocate(1), BRW_REGISTER_TYPE_UD
);
3253 /* Initialize the sample mask in the message header. */
3254 emit(MOV(sources
[0], fs_reg(0u)))
3255 ->force_writemask_all
= true;
3257 if (stage
== MESA_SHADER_FRAGMENT
) {
3258 if (((brw_wm_prog_data
*)this->prog_data
)->uses_kill
) {
3259 emit(MOV(component(sources
[0], 7), brw_flag_reg(0, 1)))
3260 ->force_writemask_all
= true;
3262 emit(MOV(component(sources
[0], 7),
3263 retype(brw_vec1_grf(1, 7), BRW_REGISTER_TYPE_UD
)))
3264 ->force_writemask_all
= true;
3267 /* The execution mask is part of the side-band information sent together with
3268 * the message payload to the data port. It's implicitly ANDed with the sample
3269 * mask sent in the header to compute the actual set of channels that execute
3270 * the atomic operation.
3272 assert(stage
== MESA_SHADER_VERTEX
|| stage
== MESA_SHADER_COMPUTE
);
3273 emit(MOV(component(sources
[0], 7),
3274 fs_reg(0xffffu
)))->force_writemask_all
= true;
3278 /* Set the atomic operation offset. */
3279 sources
[1] = vgrf(glsl_type::uint_type
);
3280 emit(MOV(sources
[1], offset
));
3283 /* Set the atomic operation arguments. */
3284 if (src0
.file
!= BAD_FILE
) {
3285 sources
[length
] = vgrf(glsl_type::uint_type
);
3286 emit(MOV(sources
[length
], src0
));
3290 if (src1
.file
!= BAD_FILE
) {
3291 sources
[length
] = vgrf(glsl_type::uint_type
);
3292 emit(MOV(sources
[length
], src1
));
3296 int mlen
= 1 + (length
- 1) * reg_width
;
3297 fs_reg src_payload
= fs_reg(GRF
, alloc
.allocate(mlen
),
3298 BRW_REGISTER_TYPE_UD
, dispatch_width
);
3299 emit(LOAD_PAYLOAD(src_payload
, sources
, length
, 1));
3301 /* Emit the instruction. */
3302 fs_inst
*inst
= emit(SHADER_OPCODE_UNTYPED_ATOMIC
, dst
, src_payload
,
3303 fs_reg(surf_index
), fs_reg(atomic_op
));
3308 fs_visitor::emit_untyped_surface_read(unsigned surf_index
, fs_reg dst
,
3311 int reg_width
= dispatch_width
/ 8;
3313 fs_reg
*sources
= ralloc_array(mem_ctx
, fs_reg
, 2);
3315 sources
[0] = fs_reg(GRF
, alloc
.allocate(1), BRW_REGISTER_TYPE_UD
);
3316 /* Initialize the sample mask in the message header. */
3317 emit(MOV(sources
[0], fs_reg(0u)))
3318 ->force_writemask_all
= true;
3320 if (stage
== MESA_SHADER_FRAGMENT
) {
3321 if (((brw_wm_prog_data
*)this->prog_data
)->uses_kill
) {
3322 emit(MOV(component(sources
[0], 7), brw_flag_reg(0, 1)))
3323 ->force_writemask_all
= true;
3325 emit(MOV(component(sources
[0], 7),
3326 retype(brw_vec1_grf(1, 7), BRW_REGISTER_TYPE_UD
)))
3327 ->force_writemask_all
= true;
3330 /* The execution mask is part of the side-band information sent together with
3331 * the message payload to the data port. It's implicitly ANDed with the sample
3332 * mask sent in the header to compute the actual set of channels that execute
3333 * the atomic operation.
3335 assert(stage
== MESA_SHADER_VERTEX
|| stage
== MESA_SHADER_COMPUTE
);
3336 emit(MOV(component(sources
[0], 7),
3337 fs_reg(0xffffu
)))->force_writemask_all
= true;
3340 /* Set the surface read offset. */
3341 sources
[1] = vgrf(glsl_type::uint_type
);
3342 emit(MOV(sources
[1], offset
));
3344 int mlen
= 1 + reg_width
;
3345 fs_reg src_payload
= fs_reg(GRF
, alloc
.allocate(mlen
),
3346 BRW_REGISTER_TYPE_UD
, dispatch_width
);
3347 fs_inst
*inst
= emit(LOAD_PAYLOAD(src_payload
, sources
, 2, 1));
3349 /* Emit the instruction. */
3350 inst
= emit(SHADER_OPCODE_UNTYPED_SURFACE_READ
, dst
, src_payload
,
3351 fs_reg(surf_index
), fs_reg(1));
3356 fs_visitor::emit(fs_inst
*inst
)
3358 if (dispatch_width
== 16 && inst
->exec_size
== 8)
3359 inst
->force_uncompressed
= true;
3361 inst
->annotation
= this->current_annotation
;
3362 inst
->ir
= this->base_ir
;
3364 this->instructions
.push_tail(inst
);
3370 fs_visitor::emit(exec_list list
)
3372 foreach_in_list_safe(fs_inst
, inst
, &list
) {
3373 inst
->exec_node::remove();
3378 /** Emits a dummy fragment shader consisting of magenta for bringup purposes. */
3380 fs_visitor::emit_dummy_fs()
3382 int reg_width
= dispatch_width
/ 8;
3384 /* Everyone's favorite color. */
3385 const float color
[4] = { 1.0, 0.0, 1.0, 0.0 };
3386 for (int i
= 0; i
< 4; i
++) {
3387 emit(MOV(fs_reg(MRF
, 2 + i
* reg_width
, BRW_REGISTER_TYPE_F
,
3388 dispatch_width
), fs_reg(color
[i
])));
3392 write
= emit(FS_OPCODE_FB_WRITE
);
3394 if (devinfo
->gen
>= 6) {
3395 write
->base_mrf
= 2;
3396 write
->mlen
= 4 * reg_width
;
3398 write
->header_size
= 2;
3399 write
->base_mrf
= 0;
3400 write
->mlen
= 2 + 4 * reg_width
;
3403 /* Tell the SF we don't have any inputs. Gen4-5 require at least one
3404 * varying to avoid GPU hangs, so set that.
3406 brw_wm_prog_data
*wm_prog_data
= (brw_wm_prog_data
*) this->prog_data
;
3407 wm_prog_data
->num_varying_inputs
= devinfo
->gen
< 6 ? 1 : 0;
3408 memset(wm_prog_data
->urb_setup
, -1,
3409 sizeof(wm_prog_data
->urb_setup
[0]) * VARYING_SLOT_MAX
);
3411 /* We don't have any uniforms. */
3412 stage_prog_data
->nr_params
= 0;
3413 stage_prog_data
->nr_pull_params
= 0;
3414 stage_prog_data
->curb_read_length
= 0;
3415 stage_prog_data
->dispatch_grf_start_reg
= 2;
3416 wm_prog_data
->dispatch_grf_start_reg_16
= 2;
3417 grf_used
= 1; /* Gen4-5 don't allow zero GRF blocks */
3422 /* The register location here is relative to the start of the URB
3423 * data. It will get adjusted to be a real location before
3424 * generate_code() time.
3427 fs_visitor::interp_reg(int location
, int channel
)
3429 assert(stage
== MESA_SHADER_FRAGMENT
);
3430 brw_wm_prog_data
*prog_data
= (brw_wm_prog_data
*) this->prog_data
;
3431 int regnr
= prog_data
->urb_setup
[location
] * 2 + channel
/ 2;
3432 int stride
= (channel
& 1) * 4;
3434 assert(prog_data
->urb_setup
[location
] != -1);
3436 return brw_vec1_grf(regnr
, stride
);
3439 /** Emits the interpolation for the varying inputs. */
3441 fs_visitor::emit_interpolation_setup_gen4()
3443 struct brw_reg g1_uw
= retype(brw_vec1_grf(1, 0), BRW_REGISTER_TYPE_UW
);
3445 this->current_annotation
= "compute pixel centers";
3446 this->pixel_x
= vgrf(glsl_type::uint_type
);
3447 this->pixel_y
= vgrf(glsl_type::uint_type
);
3448 this->pixel_x
.type
= BRW_REGISTER_TYPE_UW
;
3449 this->pixel_y
.type
= BRW_REGISTER_TYPE_UW
;
3450 emit(ADD(this->pixel_x
,
3451 fs_reg(stride(suboffset(g1_uw
, 4), 2, 4, 0)),
3452 fs_reg(brw_imm_v(0x10101010))));
3453 emit(ADD(this->pixel_y
,
3454 fs_reg(stride(suboffset(g1_uw
, 5), 2, 4, 0)),
3455 fs_reg(brw_imm_v(0x11001100))));
3457 this->current_annotation
= "compute pixel deltas from v0";
3459 this->delta_xy
[BRW_WM_PERSPECTIVE_PIXEL_BARYCENTRIC
] =
3460 vgrf(glsl_type::vec2_type
);
3461 const fs_reg
&delta_xy
= this->delta_xy
[BRW_WM_PERSPECTIVE_PIXEL_BARYCENTRIC
];
3462 const fs_reg
xstart(negate(brw_vec1_grf(1, 0)));
3463 const fs_reg
ystart(negate(brw_vec1_grf(1, 1)));
3465 if (devinfo
->has_pln
&& dispatch_width
== 16) {
3466 emit(ADD(half(offset(delta_xy
, 0), 0), half(this->pixel_x
, 0), xstart
));
3467 emit(ADD(half(offset(delta_xy
, 0), 1), half(this->pixel_y
, 0), ystart
));
3468 emit(ADD(half(offset(delta_xy
, 1), 0), half(this->pixel_x
, 1), xstart
))
3469 ->force_sechalf
= true;
3470 emit(ADD(half(offset(delta_xy
, 1), 1), half(this->pixel_y
, 1), ystart
))
3471 ->force_sechalf
= true;
3473 emit(ADD(offset(delta_xy
, 0), this->pixel_x
, xstart
));
3474 emit(ADD(offset(delta_xy
, 1), this->pixel_y
, ystart
));
3477 this->current_annotation
= "compute pos.w and 1/pos.w";
3478 /* Compute wpos.w. It's always in our setup, since it's needed to
3479 * interpolate the other attributes.
3481 this->wpos_w
= vgrf(glsl_type::float_type
);
3482 emit(FS_OPCODE_LINTERP
, wpos_w
, delta_xy
, interp_reg(VARYING_SLOT_POS
, 3));
3483 /* Compute the pixel 1/W value from wpos.w. */
3484 this->pixel_w
= vgrf(glsl_type::float_type
);
3485 emit_math(SHADER_OPCODE_RCP
, this->pixel_w
, wpos_w
);
3486 this->current_annotation
= NULL
;
3489 /** Emits the interpolation for the varying inputs. */
3491 fs_visitor::emit_interpolation_setup_gen6()
3493 struct brw_reg g1_uw
= retype(brw_vec1_grf(1, 0), BRW_REGISTER_TYPE_UW
);
3495 this->current_annotation
= "compute pixel centers";
3496 if (brw
->gen
>= 8 || dispatch_width
== 8) {
3497 /* The "Register Region Restrictions" page says for BDW (and newer,
3500 * "When destination spans two registers, the source may be one or
3501 * two registers. The destination elements must be evenly split
3502 * between the two registers."
3504 * Thus we can do a single add(16) in SIMD8 or an add(32) in SIMD16 to
3505 * compute our pixel centers.
3507 fs_reg
int_pixel_xy(GRF
, alloc
.allocate(dispatch_width
/ 8),
3508 BRW_REGISTER_TYPE_UW
, dispatch_width
* 2);
3509 emit(ADD(int_pixel_xy
,
3510 fs_reg(stride(suboffset(g1_uw
, 4), 1, 4, 0)),
3511 fs_reg(brw_imm_v(0x11001010))))
3512 ->force_writemask_all
= true;
3514 this->pixel_x
= vgrf(glsl_type::float_type
);
3515 this->pixel_y
= vgrf(glsl_type::float_type
);
3516 emit(FS_OPCODE_PIXEL_X
, this->pixel_x
, int_pixel_xy
);
3517 emit(FS_OPCODE_PIXEL_Y
, this->pixel_y
, int_pixel_xy
);
3519 /* The "Register Region Restrictions" page says for SNB, IVB, HSW:
3521 * "When destination spans two registers, the source MUST span two
3524 * Since the GRF source of the ADD will only read a single register, we
3525 * must do two separate ADDs in SIMD16.
3527 fs_reg int_pixel_x
= vgrf(glsl_type::uint_type
);
3528 fs_reg int_pixel_y
= vgrf(glsl_type::uint_type
);
3529 int_pixel_x
.type
= BRW_REGISTER_TYPE_UW
;
3530 int_pixel_y
.type
= BRW_REGISTER_TYPE_UW
;
3531 emit(ADD(int_pixel_x
,
3532 fs_reg(stride(suboffset(g1_uw
, 4), 2, 4, 0)),
3533 fs_reg(brw_imm_v(0x10101010))));
3534 emit(ADD(int_pixel_y
,
3535 fs_reg(stride(suboffset(g1_uw
, 5), 2, 4, 0)),
3536 fs_reg(brw_imm_v(0x11001100))));
3538 /* As of gen6, we can no longer mix float and int sources. We have
3539 * to turn the integer pixel centers into floats for their actual
3542 this->pixel_x
= vgrf(glsl_type::float_type
);
3543 this->pixel_y
= vgrf(glsl_type::float_type
);
3544 emit(MOV(this->pixel_x
, int_pixel_x
));
3545 emit(MOV(this->pixel_y
, int_pixel_y
));
3548 this->current_annotation
= "compute pos.w";
3549 this->pixel_w
= fs_reg(brw_vec8_grf(payload
.source_w_reg
, 0));
3550 this->wpos_w
= vgrf(glsl_type::float_type
);
3551 emit_math(SHADER_OPCODE_RCP
, this->wpos_w
, this->pixel_w
);
3553 for (int i
= 0; i
< BRW_WM_BARYCENTRIC_INTERP_MODE_COUNT
; ++i
) {
3554 uint8_t reg
= payload
.barycentric_coord_reg
[i
];
3555 this->delta_xy
[i
] = fs_reg(brw_vec16_grf(reg
, 0));
3558 this->current_annotation
= NULL
;
3562 fs_visitor::setup_color_payload(fs_reg
*dst
, fs_reg color
, unsigned components
,
3563 unsigned exec_size
, bool use_2nd_half
)
3565 brw_wm_prog_key
*key
= (brw_wm_prog_key
*) this->key
;
3568 if (key
->clamp_fragment_color
) {
3569 fs_reg tmp
= vgrf(glsl_type::vec4_type
);
3570 assert(color
.type
== BRW_REGISTER_TYPE_F
);
3571 for (unsigned i
= 0; i
< components
; i
++) {
3572 inst
= emit(MOV(offset(tmp
, i
), offset(color
, i
)));
3573 inst
->saturate
= true;
3578 if (exec_size
< dispatch_width
) {
3579 unsigned half_idx
= use_2nd_half
? 1 : 0;
3580 for (unsigned i
= 0; i
< components
; i
++)
3581 dst
[i
] = half(offset(color
, i
), half_idx
);
3583 for (unsigned i
= 0; i
< components
; i
++)
3584 dst
[i
] = offset(color
, i
);
3588 static enum brw_conditional_mod
3589 cond_for_alpha_func(GLenum func
)
3593 return BRW_CONDITIONAL_G
;
3595 return BRW_CONDITIONAL_GE
;
3597 return BRW_CONDITIONAL_L
;
3599 return BRW_CONDITIONAL_LE
;
3601 return BRW_CONDITIONAL_EQ
;
3603 return BRW_CONDITIONAL_NEQ
;
3605 unreachable("Not reached");
3610 * Alpha test support for when we compile it into the shader instead
3611 * of using the normal fixed-function alpha test.
3614 fs_visitor::emit_alpha_test()
3616 assert(stage
== MESA_SHADER_FRAGMENT
);
3617 brw_wm_prog_key
*key
= (brw_wm_prog_key
*) this->key
;
3618 this->current_annotation
= "Alpha test";
3621 if (key
->alpha_test_func
== GL_ALWAYS
)
3624 if (key
->alpha_test_func
== GL_NEVER
) {
3626 fs_reg some_reg
= fs_reg(retype(brw_vec8_grf(0, 0),
3627 BRW_REGISTER_TYPE_UW
));
3628 cmp
= emit(CMP(reg_null_f
, some_reg
, some_reg
,
3629 BRW_CONDITIONAL_NEQ
));
3632 fs_reg color
= offset(outputs
[0], 3);
3634 /* f0.1 &= func(color, ref) */
3635 cmp
= emit(CMP(reg_null_f
, color
, fs_reg(key
->alpha_test_ref
),
3636 cond_for_alpha_func(key
->alpha_test_func
)));
3638 cmp
->predicate
= BRW_PREDICATE_NORMAL
;
3639 cmp
->flag_subreg
= 1;
3643 fs_visitor::emit_single_fb_write(fs_reg color0
, fs_reg color1
,
3644 fs_reg src0_alpha
, unsigned components
,
3645 unsigned exec_size
, bool use_2nd_half
)
3647 assert(stage
== MESA_SHADER_FRAGMENT
);
3648 brw_wm_prog_data
*prog_data
= (brw_wm_prog_data
*) this->prog_data
;
3649 brw_wm_prog_key
*key
= (brw_wm_prog_key
*) this->key
;
3651 this->current_annotation
= "FB write header";
3652 int header_size
= 2, payload_header_size
;
3654 /* We can potentially have a message length of up to 15, so we have to set
3655 * base_mrf to either 0 or 1 in order to fit in m0..m15.
3657 fs_reg
*sources
= ralloc_array(mem_ctx
, fs_reg
, 15);
3660 /* From the Sandy Bridge PRM, volume 4, page 198:
3662 * "Dispatched Pixel Enables. One bit per pixel indicating
3663 * which pixels were originally enabled when the thread was
3664 * dispatched. This field is only required for the end-of-
3665 * thread message and on all dual-source messages."
3667 if (devinfo
->gen
>= 6 &&
3668 (devinfo
->is_haswell
|| devinfo
->gen
>= 8 || !prog_data
->uses_kill
) &&
3669 color1
.file
== BAD_FILE
&&
3670 key
->nr_color_regions
== 1) {
3674 if (header_size
!= 0) {
3675 assert(header_size
== 2);
3676 /* Allocate 2 registers for a header */
3680 if (payload
.aa_dest_stencil_reg
) {
3681 sources
[length
] = fs_reg(GRF
, alloc
.allocate(1));
3682 emit(MOV(sources
[length
],
3683 fs_reg(brw_vec8_grf(payload
.aa_dest_stencil_reg
, 0))));
3687 prog_data
->uses_omask
=
3688 prog
->OutputsWritten
& BITFIELD64_BIT(FRAG_RESULT_SAMPLE_MASK
);
3689 if (prog_data
->uses_omask
) {
3690 this->current_annotation
= "FB write oMask";
3691 assert(this->sample_mask
.file
!= BAD_FILE
);
3692 /* Hand over gl_SampleMask. Only lower 16 bits are relevant. Since
3693 * it's unsinged single words, one vgrf is always 16-wide.
3695 sources
[length
] = fs_reg(GRF
, alloc
.allocate(1),
3696 BRW_REGISTER_TYPE_UW
, 16);
3697 emit(FS_OPCODE_SET_OMASK
, sources
[length
], this->sample_mask
);
3701 payload_header_size
= length
;
3703 if (color0
.file
== BAD_FILE
) {
3704 /* Even if there's no color buffers enabled, we still need to send
3705 * alpha out the pipeline to our null renderbuffer to support
3706 * alpha-testing, alpha-to-coverage, and so on.
3708 if (this->outputs
[0].file
!= BAD_FILE
)
3709 setup_color_payload(&sources
[length
+ 3], offset(this->outputs
[0], 3),
3710 1, exec_size
, false);
3712 } else if (color1
.file
== BAD_FILE
) {
3713 if (src0_alpha
.file
!= BAD_FILE
) {
3714 setup_color_payload(&sources
[length
], src0_alpha
, 1, exec_size
, false);
3718 setup_color_payload(&sources
[length
], color0
, components
,
3719 exec_size
, use_2nd_half
);
3722 setup_color_payload(&sources
[length
], color0
, components
,
3723 exec_size
, use_2nd_half
);
3725 setup_color_payload(&sources
[length
], color1
, components
,
3726 exec_size
, use_2nd_half
);
3730 if (source_depth_to_render_target
) {
3731 if (devinfo
->gen
== 6) {
3732 /* For outputting oDepth on gen6, SIMD8 writes have to be
3733 * used. This would require SIMD8 moves of each half to
3734 * message regs, kind of like pre-gen5 SIMD16 FB writes.
3735 * Just bail on doing so for now.
3737 no16("Missing support for simd16 depth writes on gen6\n");
3740 if (prog
->OutputsWritten
& BITFIELD64_BIT(FRAG_RESULT_DEPTH
)) {
3741 /* Hand over gl_FragDepth. */
3742 assert(this->frag_depth
.file
!= BAD_FILE
);
3743 sources
[length
] = this->frag_depth
;
3745 /* Pass through the payload depth. */
3746 sources
[length
] = fs_reg(brw_vec8_grf(payload
.source_depth_reg
, 0));
3751 if (payload
.dest_depth_reg
)
3752 sources
[length
++] = fs_reg(brw_vec8_grf(payload
.dest_depth_reg
, 0));
3756 if (devinfo
->gen
>= 7) {
3757 /* Send from the GRF */
3758 fs_reg payload
= fs_reg(GRF
, -1, BRW_REGISTER_TYPE_F
, exec_size
);
3759 load
= emit(LOAD_PAYLOAD(payload
, sources
, length
, payload_header_size
));
3760 payload
.reg
= alloc
.allocate(load
->regs_written
);
3761 load
->dst
= payload
;
3762 write
= emit(FS_OPCODE_FB_WRITE
, reg_undef
, payload
);
3763 write
->base_mrf
= -1;
3765 /* Send from the MRF */
3766 load
= emit(LOAD_PAYLOAD(fs_reg(MRF
, 1, BRW_REGISTER_TYPE_F
, exec_size
),
3767 sources
, length
, payload_header_size
));
3769 /* On pre-SNB, we have to interlace the color values. LOAD_PAYLOAD
3770 * will do this for us if we just give it a COMPR4 destination.
3772 if (brw
->gen
< 6 && exec_size
== 16)
3773 load
->dst
.reg
|= BRW_MRF_COMPR4
;
3775 write
= emit(FS_OPCODE_FB_WRITE
);
3776 write
->exec_size
= exec_size
;
3777 write
->base_mrf
= 1;
3780 write
->mlen
= load
->regs_written
;
3781 write
->header_size
= header_size
;
3782 if (prog_data
->uses_kill
) {
3783 write
->predicate
= BRW_PREDICATE_NORMAL
;
3784 write
->flag_subreg
= 1;
3790 fs_visitor::emit_fb_writes()
3792 assert(stage
== MESA_SHADER_FRAGMENT
);
3793 brw_wm_prog_data
*prog_data
= (brw_wm_prog_data
*) this->prog_data
;
3794 brw_wm_prog_key
*key
= (brw_wm_prog_key
*) this->key
;
3796 fs_inst
*inst
= NULL
;
3798 this->current_annotation
= ralloc_asprintf(this->mem_ctx
,
3799 "FB dual-source write");
3800 inst
= emit_single_fb_write(this->outputs
[0], this->dual_src_output
,
3804 /* SIMD16 dual source blending requires to send two SIMD8 dual source
3805 * messages, where each message contains color data for 8 pixels. Color
3806 * data for the first group of pixels is stored in the "lower" half of
3807 * the color registers, so in SIMD16, the previous message did:
3813 * Here goes the second message, which packs color data for the
3814 * remaining 8 pixels. Color data for these pixels is stored in the
3815 * "upper" half of the color registers, so we need to do:
3821 if (dispatch_width
== 16) {
3822 inst
= emit_single_fb_write(this->outputs
[0], this->dual_src_output
,
3823 reg_undef
, 4, 8, true);
3827 prog_data
->dual_src_blend
= true;
3829 for (int target
= 0; target
< key
->nr_color_regions
; target
++) {
3830 /* Skip over outputs that weren't written. */
3831 if (this->outputs
[target
].file
== BAD_FILE
)
3834 this->current_annotation
= ralloc_asprintf(this->mem_ctx
,
3835 "FB write target %d",
3838 if (devinfo
->gen
>= 6 && key
->replicate_alpha
&& target
!= 0)
3839 src0_alpha
= offset(outputs
[0], 3);
3841 inst
= emit_single_fb_write(this->outputs
[target
], reg_undef
,
3843 this->output_components
[target
],
3845 inst
->target
= target
;
3850 /* Even if there's no color buffers enabled, we still need to send
3851 * alpha out the pipeline to our null renderbuffer to support
3852 * alpha-testing, alpha-to-coverage, and so on.
3854 inst
= emit_single_fb_write(reg_undef
, reg_undef
, reg_undef
, 0,
3860 this->current_annotation
= NULL
;
3864 fs_visitor::setup_uniform_clipplane_values()
3866 gl_clip_plane
*clip_planes
= brw_select_clip_planes(ctx
);
3867 const struct brw_vue_prog_key
*key
=
3868 (const struct brw_vue_prog_key
*) this->key
;
3870 for (int i
= 0; i
< key
->nr_userclip_plane_consts
; i
++) {
3871 this->userplane
[i
] = fs_reg(UNIFORM
, uniforms
);
3872 for (int j
= 0; j
< 4; ++j
) {
3873 stage_prog_data
->param
[uniforms
+ j
] =
3874 (gl_constant_value
*) &clip_planes
[i
][j
];
3880 void fs_visitor::compute_clip_distance()
3882 struct brw_vue_prog_data
*vue_prog_data
=
3883 (struct brw_vue_prog_data
*) prog_data
;
3884 const struct brw_vue_prog_key
*key
=
3885 (const struct brw_vue_prog_key
*) this->key
;
3887 /* From the GLSL 1.30 spec, section 7.1 (Vertex Shader Special Variables):
3889 * "If a linked set of shaders forming the vertex stage contains no
3890 * static write to gl_ClipVertex or gl_ClipDistance, but the
3891 * application has requested clipping against user clip planes through
3892 * the API, then the coordinate written to gl_Position is used for
3893 * comparison against the user clip planes."
3895 * This function is only called if the shader didn't write to
3896 * gl_ClipDistance. Accordingly, we use gl_ClipVertex to perform clipping
3897 * if the user wrote to it; otherwise we use gl_Position.
3900 gl_varying_slot clip_vertex
= VARYING_SLOT_CLIP_VERTEX
;
3901 if (!(vue_prog_data
->vue_map
.slots_valid
& VARYING_BIT_CLIP_VERTEX
))
3902 clip_vertex
= VARYING_SLOT_POS
;
3904 /* If the clip vertex isn't written, skip this. Typically this means
3905 * the GS will set up clipping. */
3906 if (outputs
[clip_vertex
].file
== BAD_FILE
)
3909 setup_uniform_clipplane_values();
3911 current_annotation
= "user clip distances";
3913 this->outputs
[VARYING_SLOT_CLIP_DIST0
] = vgrf(glsl_type::vec4_type
);
3914 this->outputs
[VARYING_SLOT_CLIP_DIST1
] = vgrf(glsl_type::vec4_type
);
3916 for (int i
= 0; i
< key
->nr_userclip_plane_consts
; i
++) {
3917 fs_reg u
= userplane
[i
];
3918 fs_reg output
= outputs
[VARYING_SLOT_CLIP_DIST0
+ i
/ 4];
3919 output
.reg_offset
= i
& 3;
3921 emit(MUL(output
, outputs
[clip_vertex
], u
));
3922 for (int j
= 1; j
< 4; j
++) {
3923 u
.reg
= userplane
[i
].reg
+ j
;
3924 emit(MAD(output
, output
, offset(outputs
[clip_vertex
], j
), u
));
3930 fs_visitor::emit_urb_writes()
3932 int slot
, urb_offset
, length
;
3933 struct brw_vs_prog_data
*vs_prog_data
=
3934 (struct brw_vs_prog_data
*) prog_data
;
3935 const struct brw_vs_prog_key
*key
=
3936 (const struct brw_vs_prog_key
*) this->key
;
3937 const GLbitfield64 psiz_mask
=
3938 VARYING_BIT_LAYER
| VARYING_BIT_VIEWPORT
| VARYING_BIT_PSIZ
;
3939 const struct brw_vue_map
*vue_map
= &vs_prog_data
->base
.vue_map
;
3943 /* Lower legacy ff and ClipVertex clipping to clip distances */
3944 if (key
->base
.userclip_active
&& !prog
->UsesClipDistanceOut
)
3945 compute_clip_distance();
3947 /* If we don't have any valid slots to write, just do a minimal urb write
3948 * send to terminate the shader. */
3949 if (vue_map
->slots_valid
== 0) {
3951 fs_reg payload
= fs_reg(GRF
, alloc
.allocate(1), BRW_REGISTER_TYPE_UD
);
3952 fs_inst
*inst
= emit(MOV(payload
, fs_reg(retype(brw_vec8_grf(1, 0),
3953 BRW_REGISTER_TYPE_UD
))));
3954 inst
->force_writemask_all
= true;
3956 inst
= emit(SHADER_OPCODE_URB_WRITE_SIMD8
, reg_undef
, payload
);
3966 for (slot
= 0; slot
< vue_map
->num_slots
; slot
++) {
3967 fs_reg reg
, src
, zero
;
3969 int varying
= vue_map
->slot_to_varying
[slot
];
3971 case VARYING_SLOT_PSIZ
:
3973 /* The point size varying slot is the vue header and is always in the
3974 * vue map. But often none of the special varyings that live there
3975 * are written and in that case we can skip writing to the vue
3976 * header, provided the corresponding state properly clamps the
3977 * values further down the pipeline. */
3978 if ((vue_map
->slots_valid
& psiz_mask
) == 0) {
3979 assert(length
== 0);
3984 zero
= fs_reg(GRF
, alloc
.allocate(1), BRW_REGISTER_TYPE_UD
);
3985 emit(MOV(zero
, fs_reg(0u)));
3987 sources
[length
++] = zero
;
3988 if (vue_map
->slots_valid
& VARYING_BIT_LAYER
)
3989 sources
[length
++] = this->outputs
[VARYING_SLOT_LAYER
];
3991 sources
[length
++] = zero
;
3993 if (vue_map
->slots_valid
& VARYING_BIT_VIEWPORT
)
3994 sources
[length
++] = this->outputs
[VARYING_SLOT_VIEWPORT
];
3996 sources
[length
++] = zero
;
3998 if (vue_map
->slots_valid
& VARYING_BIT_PSIZ
)
3999 sources
[length
++] = this->outputs
[VARYING_SLOT_PSIZ
];
4001 sources
[length
++] = zero
;
4004 case BRW_VARYING_SLOT_NDC
:
4005 case VARYING_SLOT_EDGE
:
4006 unreachable("unexpected scalar vs output");
4009 case BRW_VARYING_SLOT_PAD
:
4013 /* gl_Position is always in the vue map, but isn't always written by
4014 * the shader. Other varyings (clip distances) get added to the vue
4015 * map but don't always get written. In those cases, the
4016 * corresponding this->output[] slot will be invalid we and can skip
4017 * the urb write for the varying. If we've already queued up a vue
4018 * slot for writing we flush a mlen 5 urb write, otherwise we just
4019 * advance the urb_offset.
4021 if (this->outputs
[varying
].file
== BAD_FILE
) {
4029 if ((varying
== VARYING_SLOT_COL0
||
4030 varying
== VARYING_SLOT_COL1
||
4031 varying
== VARYING_SLOT_BFC0
||
4032 varying
== VARYING_SLOT_BFC1
) &&
4033 key
->clamp_vertex_color
) {
4034 /* We need to clamp these guys, so do a saturating MOV into a
4035 * temp register and use that for the payload.
4037 for (int i
= 0; i
< 4; i
++) {
4038 reg
= fs_reg(GRF
, alloc
.allocate(1), outputs
[varying
].type
);
4039 src
= offset(this->outputs
[varying
], i
);
4040 fs_inst
*inst
= emit(MOV(reg
, src
));
4041 inst
->saturate
= true;
4042 sources
[length
++] = reg
;
4045 for (int i
= 0; i
< 4; i
++)
4046 sources
[length
++] = offset(this->outputs
[varying
], i
);
4051 current_annotation
= "URB write";
4053 /* If we've queued up 8 registers of payload (2 VUE slots), if this is
4054 * the last slot or if we need to flush (see BAD_FILE varying case
4055 * above), emit a URB write send now to flush out the data.
4057 int last
= slot
== vue_map
->num_slots
- 1;
4058 if (length
== 8 || last
)
4061 fs_reg
*payload_sources
= ralloc_array(mem_ctx
, fs_reg
, length
+ 1);
4062 fs_reg payload
= fs_reg(GRF
, alloc
.allocate(length
+ 1),
4063 BRW_REGISTER_TYPE_F
, dispatch_width
);
4065 /* We need WE_all on the MOV for the message header (the URB handles)
4066 * so do a MOV to a dummy register and set force_writemask_all on the
4067 * MOV. LOAD_PAYLOAD will preserve that.
4069 fs_reg dummy
= fs_reg(GRF
, alloc
.allocate(1),
4070 BRW_REGISTER_TYPE_UD
);
4071 fs_inst
*inst
= emit(MOV(dummy
, fs_reg(retype(brw_vec8_grf(1, 0),
4072 BRW_REGISTER_TYPE_UD
))));
4073 inst
->force_writemask_all
= true;
4074 payload_sources
[0] = dummy
;
4076 memcpy(&payload_sources
[1], sources
, length
* sizeof sources
[0]);
4077 emit(LOAD_PAYLOAD(payload
, payload_sources
, length
+ 1, 1));
4079 inst
= emit(SHADER_OPCODE_URB_WRITE_SIMD8
, reg_undef
, payload
);
4081 inst
->mlen
= length
+ 1;
4082 inst
->offset
= urb_offset
;
4083 urb_offset
= slot
+ 1;
4091 fs_visitor::resolve_ud_negate(fs_reg
*reg
)
4093 if (reg
->type
!= BRW_REGISTER_TYPE_UD
||
4097 fs_reg temp
= vgrf(glsl_type::uint_type
);
4098 emit(MOV(temp
, *reg
));
4103 fs_visitor::emit_cs_terminate()
4105 assert(brw
->gen
>= 7);
4107 /* We are getting the thread ID from the compute shader header */
4108 assert(stage
== MESA_SHADER_COMPUTE
);
4110 /* We can't directly send from g0, since sends with EOT have to use
4111 * g112-127. So, copy it to a virtual register, The register allocator will
4112 * make sure it uses the appropriate register range.
4114 struct brw_reg g0
= retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD
);
4115 fs_reg payload
= fs_reg(GRF
, alloc
.allocate(1), BRW_REGISTER_TYPE_UD
);
4116 fs_inst
*inst
= emit(MOV(payload
, g0
));
4117 inst
->force_writemask_all
= true;
4119 /* Send a message to the thread spawner to terminate the thread. */
4120 inst
= emit(CS_OPCODE_CS_TERMINATE
, reg_undef
, payload
);
4125 * Resolve the result of a Gen4-5 CMP instruction to a proper boolean.
4127 * CMP on Gen4-5 only sets the LSB of the result; the rest are undefined.
4128 * If we need a proper boolean value, we have to fix it up to be 0 or ~0.
4131 fs_visitor::resolve_bool_comparison(ir_rvalue
*rvalue
, fs_reg
*reg
)
4133 assert(devinfo
->gen
<= 5);
4135 if (rvalue
->type
!= glsl_type::bool_type
)
4138 fs_reg and_result
= vgrf(glsl_type::bool_type
);
4139 fs_reg neg_result
= vgrf(glsl_type::bool_type
);
4140 emit(AND(and_result
, *reg
, fs_reg(1)));
4141 emit(MOV(neg_result
, negate(and_result
)));
4145 fs_visitor::fs_visitor(struct brw_context
*brw
,
4147 gl_shader_stage stage
,
4149 struct brw_stage_prog_data
*prog_data
,
4150 struct gl_shader_program
*shader_prog
,
4151 struct gl_program
*prog
,
4152 unsigned dispatch_width
)
4153 : backend_visitor(brw
, shader_prog
, prog
, prog_data
, stage
),
4154 reg_null_f(retype(brw_null_vec(dispatch_width
), BRW_REGISTER_TYPE_F
)),
4155 reg_null_d(retype(brw_null_vec(dispatch_width
), BRW_REGISTER_TYPE_D
)),
4156 reg_null_ud(retype(brw_null_vec(dispatch_width
), BRW_REGISTER_TYPE_UD
)),
4157 key(key
), prog_data(prog_data
),
4158 dispatch_width(dispatch_width
), promoted_constants(0)
4160 this->mem_ctx
= mem_ctx
;
4163 case MESA_SHADER_FRAGMENT
:
4164 key_tex
= &((const brw_wm_prog_key
*) key
)->tex
;
4166 case MESA_SHADER_VERTEX
:
4167 case MESA_SHADER_GEOMETRY
:
4168 key_tex
= &((const brw_vue_prog_key
*) key
)->tex
;
4170 case MESA_SHADER_COMPUTE
:
4171 key_tex
= &((const brw_cs_prog_key
*) key
)->tex
;
4174 unreachable("unhandled shader stage");
4177 this->failed
= false;
4178 this->simd16_unsupported
= false;
4179 this->no16_msg
= NULL
;
4180 this->variable_ht
= hash_table_ctor(0,
4181 hash_table_pointer_hash
,
4182 hash_table_pointer_compare
);
4184 this->nir_locals
= NULL
;
4185 this->nir_globals
= NULL
;
4187 memset(&this->payload
, 0, sizeof(this->payload
));
4188 memset(this->outputs
, 0, sizeof(this->outputs
));
4189 memset(this->output_components
, 0, sizeof(this->output_components
));
4190 this->source_depth_to_render_target
= false;
4191 this->runtime_check_aads_emit
= false;
4192 this->first_non_payload_grf
= 0;
4193 this->max_grf
= devinfo
->gen
>= 7 ? GEN7_MRF_HACK_START
: BRW_MAX_GRF
;
4195 this->current_annotation
= NULL
;
4196 this->base_ir
= NULL
;
4198 this->virtual_grf_start
= NULL
;
4199 this->virtual_grf_end
= NULL
;
4200 this->live_intervals
= NULL
;
4201 this->regs_live_at_ip
= NULL
;
4204 this->last_scratch
= 0;
4205 this->pull_constant_loc
= NULL
;
4206 this->push_constant_loc
= NULL
;
4208 this->spilled_any_registers
= false;
4209 this->do_dual_src
= false;
4211 if (dispatch_width
== 8)
4212 this->param_size
= rzalloc_array(mem_ctx
, int, stage_prog_data
->nr_params
);
4215 fs_visitor::~fs_visitor()
4217 hash_table_dtor(this->variable_ht
);