3 * Copyright © 2010-2015 Intel Corporation
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
28 #include "brw_shader.h"
32 class fs_reg
: public backend_reg
{
34 DECLARE_RALLOC_CXX_OPERATORS(fs_reg
)
39 explicit fs_reg(float f
);
40 explicit fs_reg(int32_t i
);
41 explicit fs_reg(uint32_t u
);
42 explicit fs_reg(uint8_t vf
[4]);
43 explicit fs_reg(uint8_t vf0
, uint8_t vf1
, uint8_t vf2
, uint8_t vf3
);
44 fs_reg(struct brw_reg fixed_hw_reg
);
45 fs_reg(enum register_file file
, int reg
);
46 fs_reg(enum register_file file
, int reg
, enum brw_reg_type type
);
47 fs_reg(enum register_file file
, int reg
, enum brw_reg_type type
, uint8_t width
);
49 bool equals(const fs_reg
&r
) const;
50 bool is_contiguous() const;
52 /** Smear a channel of the reg to all channels. */
53 fs_reg
&set_smear(unsigned subreg
);
56 * Offset in bytes from the start of the register. Values up to a
57 * backend_reg::reg_offset unit are valid.
64 * The register width. This indicates how many hardware values are
65 * represented by each virtual value. Valid values are 1, 8, or 16.
66 * For immediate values, this is 1. Most of the rest of the time, it
67 * will be equal to the dispatch width.
71 /** Register region horizontal stride */
78 assert(reg
.file
!= HW_REG
&& reg
.file
!= IMM
);
79 reg
.negate
= !reg
.negate
;
84 retype(fs_reg reg
, enum brw_reg_type type
)
86 reg
.fixed_hw_reg
.type
= reg
.type
= type
;
91 byte_offset(fs_reg reg
, unsigned delta
)
98 reg
.reg_offset
+= delta
/ 32;
101 reg
.reg
+= delta
/ 32;
106 reg
.subreg_offset
+= delta
% 32;
111 horiz_offset(fs_reg reg
, unsigned delta
)
117 /* These only have a single component that is implicitly splatted. A
118 * horizontal offset should be a harmless no-op.
124 return byte_offset(reg
, delta
* reg
.stride
* type_sz(reg
.type
));
132 offset(fs_reg reg
, unsigned delta
)
140 return byte_offset(reg
,
141 delta
* MAX2(reg
.width
* reg
.stride
, 1) *
144 reg
.reg_offset
+= delta
;
153 component(fs_reg reg
, unsigned idx
)
155 assert(reg
.subreg_offset
== 0);
156 assert(idx
< reg
.width
);
157 reg
.subreg_offset
= idx
* type_sz(reg
.type
);
164 is_uniform(const fs_reg
®
)
166 return (reg
.width
== 1 || reg
.stride
== 0 || reg
.is_null()) &&
167 (!reg
.reladdr
|| is_uniform(*reg
.reladdr
));
171 * Get either of the 8-component halves of a 16-component register.
173 * Note: this also works if \c reg represents a SIMD16 pair of registers.
176 half(fs_reg reg
, unsigned idx
)
188 assert(reg
.width
== 16);
190 return horiz_offset(reg
, 8 * idx
);
195 unreachable("Cannot take half of this register type");
200 static const fs_reg reg_undef
;
202 class fs_inst
: public backend_instruction
{
203 fs_inst
&operator=(const fs_inst
&);
205 void init(enum opcode opcode
, uint8_t exec_width
, const fs_reg
&dst
,
206 const fs_reg
*src
, unsigned sources
);
209 DECLARE_RALLOC_CXX_OPERATORS(fs_inst
)
212 fs_inst(enum opcode opcode
, uint8_t exec_size
);
213 fs_inst(enum opcode opcode
, const fs_reg
&dst
);
214 fs_inst(enum opcode opcode
, uint8_t exec_size
, const fs_reg
&dst
,
216 fs_inst(enum opcode opcode
, const fs_reg
&dst
, const fs_reg
&src0
);
217 fs_inst(enum opcode opcode
, uint8_t exec_size
, const fs_reg
&dst
,
218 const fs_reg
&src0
, const fs_reg
&src1
);
219 fs_inst(enum opcode opcode
, const fs_reg
&dst
, const fs_reg
&src0
,
221 fs_inst(enum opcode opcode
, uint8_t exec_size
, const fs_reg
&dst
,
222 const fs_reg
&src0
, const fs_reg
&src1
, const fs_reg
&src2
);
223 fs_inst(enum opcode opcode
, const fs_reg
&dst
, const fs_reg
&src0
,
224 const fs_reg
&src1
, const fs_reg
&src2
);
225 fs_inst(enum opcode opcode
, const fs_reg
&dst
, const fs_reg src
[],
227 fs_inst(enum opcode opcode
, uint8_t exec_size
, const fs_reg
&dst
,
228 const fs_reg src
[], unsigned sources
);
229 fs_inst(const fs_inst
&that
);
232 void resize_sources(uint8_t num_sources
);
234 bool equals(fs_inst
*inst
) const;
235 bool overwrites_reg(const fs_reg
®
) const;
236 bool is_send_from_grf() const;
237 bool is_partial_write() const;
238 bool is_copy_payload(const brw::simple_allocator
&grf_alloc
) const;
239 int regs_read(int arg
) const;
240 bool can_do_source_mods(const struct brw_device_info
*devinfo
);
241 bool has_side_effects() const;
243 bool reads_flag() const;
244 bool writes_flag() const;
249 uint8_t sources
; /**< Number of fs_reg sources. */
252 * Execution size of the instruction. This is used by the generator to
253 * generate the correct binary for the given fs_inst. Current valid
254 * values are 1, 8, 16.
259 bool force_sechalf
:1;
260 bool pi_noperspective
:1; /**< Pixel interpolator noperspective flag */
264 * Set second-half quarter control on \p inst.
266 static inline fs_inst
*
267 set_sechalf(fs_inst
*inst
)
269 inst
->force_sechalf
= true;
274 * Make the execution of \p inst dependent on the evaluation of a possibly
275 * inverted predicate.
277 static inline fs_inst
*
278 set_predicate_inv(enum brw_predicate pred
, bool inverse
,
281 inst
->predicate
= pred
;
282 inst
->predicate_inverse
= inverse
;
287 * Make the execution of \p inst dependent on the evaluation of a predicate.
289 static inline fs_inst
*
290 set_predicate(enum brw_predicate pred
, fs_inst
*inst
)
292 return set_predicate_inv(pred
, false, inst
);
296 * Write the result of evaluating the condition given by \p mod to a flag
299 static inline fs_inst
*
300 set_condmod(enum brw_conditional_mod mod
, fs_inst
*inst
)
302 inst
->conditional_mod
= mod
;
307 * Clamp the result of \p inst to the saturation range of its destination
310 static inline fs_inst
*
311 set_saturate(bool saturate
, fs_inst
*inst
)
313 inst
->saturate
= saturate
;