projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
i965/vs: Fix uninitialized shader pointer used in debug output.
[mesa.git] / src / mesa / drivers / dri / i965 / brw_vec4_emit.cpp
1 /* Copyright © 2011 Intel Corporation
2 *
3 * Permission is hereby granted, free of charge, to any person obtaining a
4 * copy of this software and associated documentation files (the "Software"),
5 * to deal in the Software without restriction, including without limitation
6 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
7 * and/or sell copies of the Software, and to permit persons to whom the
8 * Software is furnished to do so, subject to the following conditions:
9 *
10 * The above copyright notice and this permission notice (including the next
11 * paragraph) shall be included in all copies or substantial portions of the
12 * Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
19 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
20 * IN THE SOFTWARE.
21 */
22
23 #include "brw_vec4.h"
24
25 extern "C" {
26 #include "brw_eu.h"
27 #include "main/macros.h"
28 #include "program/prog_print.h"
29 #include "program/prog_parameter.h"
30 };
31
32 namespace brw {
33
34 struct brw_reg
35 vec4_instruction::get_dst(void)
36 {
37 struct brw_reg brw_reg;
38
39 switch (dst.file) {
40 case GRF:
41 brw_reg = brw_vec8_grf(dst.reg + dst.reg_offset, 0);
42 brw_reg = retype(brw_reg, dst.type);
43 brw_reg.dw1.bits.writemask = dst.writemask;
44 break;
45
46 case MRF:
47 brw_reg = brw_message_reg(dst.reg + dst.reg_offset);
48 brw_reg = retype(brw_reg, dst.type);
49 brw_reg.dw1.bits.writemask = dst.writemask;
50 break;
51
52 case HW_REG:
53 brw_reg = dst.fixed_hw_reg;
54 break;
55
56 case BAD_FILE:
57 brw_reg = brw_null_reg();
58 break;
59
60 default:
61 assert(!"not reached");
62 brw_reg = brw_null_reg();
63 break;
64 }
65 return brw_reg;
66 }
67
68 struct brw_reg
69 vec4_instruction::get_src(int i)
70 {
71 struct brw_reg brw_reg;
72
73 switch (src[i].file) {
74 case GRF:
75 brw_reg = brw_vec8_grf(src[i].reg + src[i].reg_offset, 0);
76 brw_reg = retype(brw_reg, src[i].type);
77 brw_reg.dw1.bits.swizzle = src[i].swizzle;
78 if (src[i].abs)
79 brw_reg = brw_abs(brw_reg);
80 if (src[i].negate)
81 brw_reg = negate(brw_reg);
82 break;
83
84 case IMM:
85 switch (src[i].type) {
86 case BRW_REGISTER_TYPE_F:
87 brw_reg = brw_imm_f(src[i].imm.f);
88 break;
89 case BRW_REGISTER_TYPE_D:
90 brw_reg = brw_imm_d(src[i].imm.i);
91 break;
92 case BRW_REGISTER_TYPE_UD:
93 brw_reg = brw_imm_ud(src[i].imm.u);
94 break;
95 default:
96 assert(!"not reached");
97 brw_reg = brw_null_reg();
98 break;
99 }
100 break;
101
102 case UNIFORM:
103 brw_reg = stride(brw_vec4_grf(1 + (src[i].reg + src[i].reg_offset) / 2,
104 ((src[i].reg + src[i].reg_offset) % 2) * 4),
105 0, 4, 1);
106 brw_reg = retype(brw_reg, src[i].type);
107 brw_reg.dw1.bits.swizzle = src[i].swizzle;
108 if (src[i].abs)
109 brw_reg = brw_abs(brw_reg);
110 if (src[i].negate)
111 brw_reg = negate(brw_reg);
112
113 /* This should have been moved to pull constants. */
114 assert(!src[i].reladdr);
115 break;
116
117 case HW_REG:
118 brw_reg = src[i].fixed_hw_reg;
119 break;
120
121 case BAD_FILE:
122 /* Probably unused. */
123 brw_reg = brw_null_reg();
124 break;
125 case ATTR:
126 default:
127 assert(!"not reached");
128 brw_reg = brw_null_reg();
129 break;
130 }
131
132 return brw_reg;
133 }
134
135 vec4_generator::vec4_generator(struct brw_context *brw,
136 struct brw_vs_compile *c,
137 struct gl_shader_program *prog,
138 void *mem_ctx)
139 : brw(brw), c(c), prog(prog), mem_ctx(mem_ctx)
140 {
141 intel = &brw->intel;
142 vp = &c->vp->program;
143
144 shader = prog ? prog->_LinkedShaders[MESA_SHADER_VERTEX] : NULL;
145
146 p = rzalloc(mem_ctx, struct brw_compile);
147 brw_init_compile(brw, p, mem_ctx);
148 }
149
150 vec4_generator::~vec4_generator()
151 {
152 }
153
154 void
155 vec4_generator::generate_math1_gen4(vec4_instruction *inst,
156 struct brw_reg dst,
157 struct brw_reg src)
158 {
159 brw_math(p,
160 dst,
161 brw_math_function(inst->opcode),
162 inst->base_mrf,
163 src,
164 BRW_MATH_DATA_VECTOR,
165 BRW_MATH_PRECISION_FULL);
166 }
167
168 static void
169 check_gen6_math_src_arg(struct brw_reg src)
170 {
171 /* Source swizzles are ignored. */
172 assert(!src.abs);
173 assert(!src.negate);
174 assert(src.dw1.bits.swizzle == BRW_SWIZZLE_XYZW);
175 }
176
177 void
178 vec4_generator::generate_math1_gen6(vec4_instruction *inst,
179 struct brw_reg dst,
180 struct brw_reg src)
181 {
182 /* Can't do writemask because math can't be align16. */
183 assert(dst.dw1.bits.writemask == WRITEMASK_XYZW);
184 check_gen6_math_src_arg(src);
185
186 brw_set_access_mode(p, BRW_ALIGN_1);
187 brw_math(p,
188 dst,
189 brw_math_function(inst->opcode),
190 inst->base_mrf,
191 src,
192 BRW_MATH_DATA_SCALAR,
193 BRW_MATH_PRECISION_FULL);
194 brw_set_access_mode(p, BRW_ALIGN_16);
195 }
196
197 void
198 vec4_generator::generate_math2_gen7(vec4_instruction *inst,
199 struct brw_reg dst,
200 struct brw_reg src0,
201 struct brw_reg src1)
202 {
203 brw_math2(p,
204 dst,
205 brw_math_function(inst->opcode),
206 src0, src1);
207 }
208
209 void
210 vec4_generator::generate_math2_gen6(vec4_instruction *inst,
211 struct brw_reg dst,
212 struct brw_reg src0,
213 struct brw_reg src1)
214 {
215 /* Can't do writemask because math can't be align16. */
216 assert(dst.dw1.bits.writemask == WRITEMASK_XYZW);
217 /* Source swizzles are ignored. */
218 check_gen6_math_src_arg(src0);
219 check_gen6_math_src_arg(src1);
220
221 brw_set_access_mode(p, BRW_ALIGN_1);
222 brw_math2(p,
223 dst,
224 brw_math_function(inst->opcode),
225 src0, src1);
226 brw_set_access_mode(p, BRW_ALIGN_16);
227 }
228
229 void
230 vec4_generator::generate_math2_gen4(vec4_instruction *inst,
231 struct brw_reg dst,
232 struct brw_reg src0,
233 struct brw_reg src1)
234 {
235 /* From the Ironlake PRM, Volume 4, Part 1, Section 6.1.13
236 * "Message Payload":
237 *
238 * "Operand0[7]. For the INT DIV functions, this operand is the
239 * denominator."
240 * ...
241 * "Operand1[7]. For the INT DIV functions, this operand is the
242 * numerator."
243 */
244 bool is_int_div = inst->opcode != SHADER_OPCODE_POW;
245 struct brw_reg &op0 = is_int_div ? src1 : src0;
246 struct brw_reg &op1 = is_int_div ? src0 : src1;
247
248 brw_push_insn_state(p);
249 brw_set_saturate(p, false);
250 brw_set_predicate_control(p, BRW_PREDICATE_NONE);
251 brw_MOV(p, retype(brw_message_reg(inst->base_mrf + 1), op1.type), op1);
252 brw_pop_insn_state(p);
253
254 brw_math(p,
255 dst,
256 brw_math_function(inst->opcode),
257 inst->base_mrf,
258 op0,
259 BRW_MATH_DATA_VECTOR,
260 BRW_MATH_PRECISION_FULL);
261 }
262
263 void
264 vec4_generator::generate_tex(vec4_instruction *inst,
265 struct brw_reg dst,
266 struct brw_reg src)
267 {
268 int msg_type = -1;
269
270 if (intel->gen >= 5) {
271 switch (inst->opcode) {
272 case SHADER_OPCODE_TEX:
273 case SHADER_OPCODE_TXL:
274 if (inst->shadow_compare) {
275 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LOD_COMPARE;
276 } else {
277 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LOD;
278 }
279 break;
280 case SHADER_OPCODE_TXD:
281 /* There is no sample_d_c message; comparisons are done manually. */
282 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_DERIVS;
283 break;
284 case SHADER_OPCODE_TXF:
285 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_LD;
286 break;
287 case SHADER_OPCODE_TXS:
288 msg_type = GEN5_SAMPLER_MESSAGE_SAMPLE_RESINFO;
289 break;
290 default:
291 assert(!"should not get here: invalid VS texture opcode");
292 break;
293 }
294 } else {
295 switch (inst->opcode) {
296 case SHADER_OPCODE_TEX:
297 case SHADER_OPCODE_TXL:
298 if (inst->shadow_compare) {
299 msg_type = BRW_SAMPLER_MESSAGE_SIMD4X2_SAMPLE_LOD_COMPARE;
300 assert(inst->mlen == 3);
301 } else {
302 msg_type = BRW_SAMPLER_MESSAGE_SIMD4X2_SAMPLE_LOD;
303 assert(inst->mlen == 2);
304 }
305 break;
306 case SHADER_OPCODE_TXD:
307 /* There is no sample_d_c message; comparisons are done manually. */
308 msg_type = BRW_SAMPLER_MESSAGE_SIMD4X2_SAMPLE_GRADIENTS;
309 assert(inst->mlen == 4);
310 break;
311 case SHADER_OPCODE_TXF:
312 msg_type = BRW_SAMPLER_MESSAGE_SIMD4X2_LD;
313 assert(inst->mlen == 2);
314 break;
315 case SHADER_OPCODE_TXS:
316 msg_type = BRW_SAMPLER_MESSAGE_SIMD4X2_RESINFO;
317 assert(inst->mlen == 2);
318 break;
319 default:
320 assert(!"should not get here: invalid VS texture opcode");
321 break;
322 }
323 }
324
325 assert(msg_type != -1);
326
327 /* Load the message header if present. If there's a texture offset, we need
328 * to set it up explicitly and load the offset bitfield. Otherwise, we can
329 * use an implied move from g0 to the first message register.
330 */
331 if (inst->texture_offset) {
332 /* Explicitly set up the message header by copying g0 to the MRF. */
333 brw_MOV(p, retype(brw_message_reg(inst->base_mrf), BRW_REGISTER_TYPE_UD),
334 retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD));
335
336 /* Then set the offset bits in DWord 2. */
337 brw_set_access_mode(p, BRW_ALIGN_1);
338 brw_MOV(p,
339 retype(brw_vec1_reg(BRW_MESSAGE_REGISTER_FILE, inst->base_mrf, 2),
340 BRW_REGISTER_TYPE_UD),
341 brw_imm_uw(inst->texture_offset));
342 brw_set_access_mode(p, BRW_ALIGN_16);
343 } else if (inst->header_present) {
344 /* Set up an implied move from g0 to the MRF. */
345 src = brw_vec8_grf(0, 0);
346 }
347
348 uint32_t return_format;
349
350 switch (dst.type) {
351 case BRW_REGISTER_TYPE_D:
352 return_format = BRW_SAMPLER_RETURN_FORMAT_SINT32;
353 break;
354 case BRW_REGISTER_TYPE_UD:
355 return_format = BRW_SAMPLER_RETURN_FORMAT_UINT32;
356 break;
357 default:
358 return_format = BRW_SAMPLER_RETURN_FORMAT_FLOAT32;
359 break;
360 }
361
362 brw_SAMPLE(p,
363 dst,
364 inst->base_mrf,
365 src,
366 SURF_INDEX_VS_TEXTURE(inst->sampler),
367 inst->sampler,
368 WRITEMASK_XYZW,
369 msg_type,
370 1, /* response length */
371 inst->mlen,
372 inst->header_present,
373 BRW_SAMPLER_SIMD_MODE_SIMD4X2,
374 return_format);
375 }
376
377 void
378 vec4_generator::generate_urb_write(vec4_instruction *inst)
379 {
380 brw_urb_WRITE(p,
381 brw_null_reg(), /* dest */
382 inst->base_mrf, /* starting mrf reg nr */
383 brw_vec8_grf(0, 0), /* src */
384 false, /* allocate */
385 true, /* used */
386 inst->mlen,
387 0, /* response len */
388 inst->eot, /* eot */
389 inst->eot, /* writes complete */
390 inst->offset, /* urb destination offset */
391 BRW_URB_SWIZZLE_INTERLEAVE);
392 }
393
394 void
395 vec4_generator::generate_oword_dual_block_offsets(struct brw_reg m1,
396 struct brw_reg index)
397 {
398 int second_vertex_offset;
399
400 if (intel->gen >= 6)
401 second_vertex_offset = 1;
402 else
403 second_vertex_offset = 16;
404
405 m1 = retype(m1, BRW_REGISTER_TYPE_D);
406
407 /* Set up M1 (message payload). Only the block offsets in M1.0 and
408 * M1.4 are used, and the rest are ignored.
409 */
410 struct brw_reg m1_0 = suboffset(vec1(m1), 0);
411 struct brw_reg m1_4 = suboffset(vec1(m1), 4);
412 struct brw_reg index_0 = suboffset(vec1(index), 0);
413 struct brw_reg index_4 = suboffset(vec1(index), 4);
414
415 brw_push_insn_state(p);
416 brw_set_mask_control(p, BRW_MASK_DISABLE);
417 brw_set_access_mode(p, BRW_ALIGN_1);
418
419 brw_MOV(p, m1_0, index_0);
420
421 if (index.file == BRW_IMMEDIATE_VALUE) {
422 index_4.dw1.ud += second_vertex_offset;
423 brw_MOV(p, m1_4, index_4);
424 } else {
425 brw_ADD(p, m1_4, index_4, brw_imm_d(second_vertex_offset));
426 }
427
428 brw_pop_insn_state(p);
429 }
430
431 void
432 vec4_generator::generate_scratch_read(vec4_instruction *inst,
433 struct brw_reg dst,
434 struct brw_reg index)
435 {
436 struct brw_reg header = brw_vec8_grf(0, 0);
437
438 gen6_resolve_implied_move(p, &header, inst->base_mrf);
439
440 generate_oword_dual_block_offsets(brw_message_reg(inst->base_mrf + 1),
441 index);
442
443 uint32_t msg_type;
444
445 if (intel->gen >= 6)
446 msg_type = GEN6_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ;
447 else if (intel->gen == 5 || intel->is_g4x)
448 msg_type = G45_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ;
449 else
450 msg_type = BRW_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ;
451
452 /* Each of the 8 channel enables is considered for whether each
453 * dword is written.
454 */
455 struct brw_instruction *send = brw_next_insn(p, BRW_OPCODE_SEND);
456 brw_set_dest(p, send, dst);
457 brw_set_src0(p, send, header);
458 if (intel->gen < 6)
459 send->header.destreg__conditionalmod = inst->base_mrf;
460 brw_set_dp_read_message(p, send,
461 255, /* binding table index: stateless access */
462 BRW_DATAPORT_OWORD_DUAL_BLOCK_1OWORD,
463 msg_type,
464 BRW_DATAPORT_READ_TARGET_RENDER_CACHE,
465 2, /* mlen */
466 1 /* rlen */);
467 }
468
469 void
470 vec4_generator::generate_scratch_write(vec4_instruction *inst,
471 struct brw_reg dst,
472 struct brw_reg src,
473 struct brw_reg index)
474 {
475 struct brw_reg header = brw_vec8_grf(0, 0);
476 bool write_commit;
477
478 /* If the instruction is predicated, we'll predicate the send, not
479 * the header setup.
480 */
481 brw_set_predicate_control(p, false);
482
483 gen6_resolve_implied_move(p, &header, inst->base_mrf);
484
485 generate_oword_dual_block_offsets(brw_message_reg(inst->base_mrf + 1),
486 index);
487
488 brw_MOV(p,
489 retype(brw_message_reg(inst->base_mrf + 2), BRW_REGISTER_TYPE_D),
490 retype(src, BRW_REGISTER_TYPE_D));
491
492 uint32_t msg_type;
493
494 if (intel->gen >= 7)
495 msg_type = GEN7_DATAPORT_WRITE_MESSAGE_OWORD_DUAL_BLOCK_WRITE;
496 else if (intel->gen == 6)
497 msg_type = GEN6_DATAPORT_WRITE_MESSAGE_OWORD_DUAL_BLOCK_WRITE;
498 else
499 msg_type = BRW_DATAPORT_WRITE_MESSAGE_OWORD_DUAL_BLOCK_WRITE;
500
501 brw_set_predicate_control(p, inst->predicate);
502
503 /* Pre-gen6, we have to specify write commits to ensure ordering
504 * between reads and writes within a thread. Afterwards, that's
505 * guaranteed and write commits only matter for inter-thread
506 * synchronization.
507 */
508 if (intel->gen >= 6) {
509 write_commit = false;
510 } else {
511 /* The visitor set up our destination register to be g0. This
512 * means that when the next read comes along, we will end up
513 * reading from g0 and causing a block on the write commit. For
514 * write-after-read, we are relying on the value of the previous
515 * read being used (and thus blocking on completion) before our
516 * write is executed. This means we have to be careful in
517 * instruction scheduling to not violate this assumption.
518 */
519 write_commit = true;
520 }
521
522 /* Each of the 8 channel enables is considered for whether each
523 * dword is written.
524 */
525 struct brw_instruction *send = brw_next_insn(p, BRW_OPCODE_SEND);
526 brw_set_dest(p, send, dst);
527 brw_set_src0(p, send, header);
528 if (intel->gen < 6)
529 send->header.destreg__conditionalmod = inst->base_mrf;
530 brw_set_dp_write_message(p, send,
531 255, /* binding table index: stateless access */
532 BRW_DATAPORT_OWORD_DUAL_BLOCK_1OWORD,
533 msg_type,
534 3, /* mlen */
535 true, /* header present */
536 false, /* not a render target write */
537 write_commit, /* rlen */
538 false, /* eot */
539 write_commit);
540 }
541
542 void
543 vec4_generator::generate_pull_constant_load(vec4_instruction *inst,
544 struct brw_reg dst,
545 struct brw_reg index,
546 struct brw_reg offset)
547 {
548 assert(index.file == BRW_IMMEDIATE_VALUE &&
549 index.type == BRW_REGISTER_TYPE_UD);
550 uint32_t surf_index = index.dw1.ud;
551
552 if (intel->gen == 7) {
553 gen6_resolve_implied_move(p, &offset, inst->base_mrf);
554 brw_instruction *insn = brw_next_insn(p, BRW_OPCODE_SEND);
555 brw_set_dest(p, insn, dst);
556 brw_set_src0(p, insn, offset);
557 brw_set_sampler_message(p, insn,
558 surf_index,
559 0, /* LD message ignores sampler unit */
560 GEN5_SAMPLER_MESSAGE_SAMPLE_LD,
561 1, /* rlen */
562 1, /* mlen */
563 false, /* no header */
564 BRW_SAMPLER_SIMD_MODE_SIMD4X2,
565 0);
566 return;
567 }
568
569 struct brw_reg header = brw_vec8_grf(0, 0);
570
571 gen6_resolve_implied_move(p, &header, inst->base_mrf);
572
573 brw_MOV(p, retype(brw_message_reg(inst->base_mrf + 1), BRW_REGISTER_TYPE_D),
574 offset);
575
576 uint32_t msg_type;
577
578 if (intel->gen >= 6)
579 msg_type = GEN6_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ;
580 else if (intel->gen == 5 || intel->is_g4x)
581 msg_type = G45_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ;
582 else
583 msg_type = BRW_DATAPORT_READ_MESSAGE_OWORD_DUAL_BLOCK_READ;
584
585 /* Each of the 8 channel enables is considered for whether each
586 * dword is written.
587 */
588 struct brw_instruction *send = brw_next_insn(p, BRW_OPCODE_SEND);
589 brw_set_dest(p, send, dst);
590 brw_set_src0(p, send, header);
591 if (intel->gen < 6)
592 send->header.destreg__conditionalmod = inst->base_mrf;
593 brw_set_dp_read_message(p, send,
594 surf_index,
595 BRW_DATAPORT_OWORD_DUAL_BLOCK_1OWORD,
596 msg_type,
597 BRW_DATAPORT_READ_TARGET_DATA_CACHE,
598 2, /* mlen */
599 1 /* rlen */);
600 }
601
602 void
603 vec4_generator::generate_vs_instruction(vec4_instruction *instruction,
604 struct brw_reg dst,
605 struct brw_reg *src)
606 {
607 vec4_instruction *inst = (vec4_instruction *)instruction;
608
609 switch (inst->opcode) {
610 case SHADER_OPCODE_RCP:
611 case SHADER_OPCODE_RSQ:
612 case SHADER_OPCODE_SQRT:
613 case SHADER_OPCODE_EXP2:
614 case SHADER_OPCODE_LOG2:
615 case SHADER_OPCODE_SIN:
616 case SHADER_OPCODE_COS:
617 if (intel->gen == 6) {
618 generate_math1_gen6(inst, dst, src[0]);
619 } else {
620 /* Also works for Gen7. */
621 generate_math1_gen4(inst, dst, src[0]);
622 }
623 break;
624
625 case SHADER_OPCODE_POW:
626 case SHADER_OPCODE_INT_QUOTIENT:
627 case SHADER_OPCODE_INT_REMAINDER:
628 if (intel->gen >= 7) {
629 generate_math2_gen7(inst, dst, src[0], src[1]);
630 } else if (intel->gen == 6) {
631 generate_math2_gen6(inst, dst, src[0], src[1]);
632 } else {
633 generate_math2_gen4(inst, dst, src[0], src[1]);
634 }
635 break;
636
637 case SHADER_OPCODE_TEX:
638 case SHADER_OPCODE_TXD:
639 case SHADER_OPCODE_TXF:
640 case SHADER_OPCODE_TXL:
641 case SHADER_OPCODE_TXS:
642 generate_tex(inst, dst, src[0]);
643 break;
644
645 case VS_OPCODE_URB_WRITE:
646 generate_urb_write(inst);
647 break;
648
649 case VS_OPCODE_SCRATCH_READ:
650 generate_scratch_read(inst, dst, src[0]);
651 break;
652
653 case VS_OPCODE_SCRATCH_WRITE:
654 generate_scratch_write(inst, dst, src[0], src[1]);
655 break;
656
657 case VS_OPCODE_PULL_CONSTANT_LOAD:
658 generate_pull_constant_load(inst, dst, src[0], src[1]);
659 break;
660
661 default:
662 if (inst->opcode < (int) ARRAY_SIZE(opcode_descs)) {
663 _mesa_problem(ctx, "Unsupported opcode in `%s' in VS\n",
664 opcode_descs[inst->opcode].name);
665 } else {
666 _mesa_problem(ctx, "Unsupported opcode %d in VS", inst->opcode);
667 }
668 abort();
669 }
670 }
671
672 void
673 vec4_generator::generate_code(exec_list *instructions)
674 {
675 int last_native_insn_offset = 0;
676 const char *last_annotation_string = NULL;
677 const void *last_annotation_ir = NULL;
678
679 if (unlikely(INTEL_DEBUG & DEBUG_VS)) {
680 if (shader) {
681 printf("Native code for vertex shader %d:\n", prog->Name);
682 } else {
683 printf("Native code for vertex program %d:\n", c->vp->program.Base.Id);
684 }
685 }
686
687 foreach_list(node, instructions) {
688 vec4_instruction *inst = (vec4_instruction *)node;
689 struct brw_reg src[3], dst;
690
691 if (unlikely(INTEL_DEBUG & DEBUG_VS)) {
692 if (last_annotation_ir != inst->ir) {
693 last_annotation_ir = inst->ir;
694 if (last_annotation_ir) {
695 printf(" ");
696 if (shader) {
697 ((ir_instruction *) last_annotation_ir)->print();
698 } else {
699 const prog_instruction *vpi;
700 vpi = (const prog_instruction *) inst->ir;
701 printf("%d: ", (int)(vpi - vp->Base.Instructions));
702 _mesa_fprint_instruction_opt(stdout, vpi, 0,
703 PROG_PRINT_DEBUG, NULL);
704 }
705 printf("\n");
706 }
707 }
708 if (last_annotation_string != inst->annotation) {
709 last_annotation_string = inst->annotation;
710 if (last_annotation_string)
711 printf(" %s\n", last_annotation_string);
712 }
713 }
714
715 for (unsigned int i = 0; i < 3; i++) {
716 src[i] = inst->get_src(i);
717 }
718 dst = inst->get_dst();
719
720 brw_set_conditionalmod(p, inst->conditional_mod);
721 brw_set_predicate_control(p, inst->predicate);
722 brw_set_predicate_inverse(p, inst->predicate_inverse);
723 brw_set_saturate(p, inst->saturate);
724
725 switch (inst->opcode) {
726 case BRW_OPCODE_MOV:
727 brw_MOV(p, dst, src[0]);
728 break;
729 case BRW_OPCODE_ADD:
730 brw_ADD(p, dst, src[0], src[1]);
731 break;
732 case BRW_OPCODE_MUL:
733 brw_MUL(p, dst, src[0], src[1]);
734 break;
735 case BRW_OPCODE_MACH:
736 brw_set_acc_write_control(p, 1);
737 brw_MACH(p, dst, src[0], src[1]);
738 brw_set_acc_write_control(p, 0);
739 break;
740
741 case BRW_OPCODE_FRC:
742 brw_FRC(p, dst, src[0]);
743 break;
744 case BRW_OPCODE_RNDD:
745 brw_RNDD(p, dst, src[0]);
746 break;
747 case BRW_OPCODE_RNDE:
748 brw_RNDE(p, dst, src[0]);
749 break;
750 case BRW_OPCODE_RNDZ:
751 brw_RNDZ(p, dst, src[0]);
752 break;
753
754 case BRW_OPCODE_AND:
755 brw_AND(p, dst, src[0], src[1]);
756 break;
757 case BRW_OPCODE_OR:
758 brw_OR(p, dst, src[0], src[1]);
759 break;
760 case BRW_OPCODE_XOR:
761 brw_XOR(p, dst, src[0], src[1]);
762 break;
763 case BRW_OPCODE_NOT:
764 brw_NOT(p, dst, src[0]);
765 break;
766 case BRW_OPCODE_ASR:
767 brw_ASR(p, dst, src[0], src[1]);
768 break;
769 case BRW_OPCODE_SHR:
770 brw_SHR(p, dst, src[0], src[1]);
771 break;
772 case BRW_OPCODE_SHL:
773 brw_SHL(p, dst, src[0], src[1]);
774 break;
775
776 case BRW_OPCODE_CMP:
777 brw_CMP(p, dst, inst->conditional_mod, src[0], src[1]);
778 break;
779 case BRW_OPCODE_SEL:
780 brw_SEL(p, dst, src[0], src[1]);
781 break;
782
783 case BRW_OPCODE_DPH:
784 brw_DPH(p, dst, src[0], src[1]);
785 break;
786
787 case BRW_OPCODE_DP4:
788 brw_DP4(p, dst, src[0], src[1]);
789 break;
790
791 case BRW_OPCODE_DP3:
792 brw_DP3(p, dst, src[0], src[1]);
793 break;
794
795 case BRW_OPCODE_DP2:
796 brw_DP2(p, dst, src[0], src[1]);
797 break;
798
799 case BRW_OPCODE_IF:
800 if (inst->src[0].file != BAD_FILE) {
801 /* The instruction has an embedded compare (only allowed on gen6) */
802 assert(intel->gen == 6);
803 gen6_IF(p, inst->conditional_mod, src[0], src[1]);
804 } else {
805 struct brw_instruction *brw_inst = brw_IF(p, BRW_EXECUTE_8);
806 brw_inst->header.predicate_control = inst->predicate;
807 }
808 break;
809
810 case BRW_OPCODE_ELSE:
811 brw_ELSE(p);
812 break;
813 case BRW_OPCODE_ENDIF:
814 brw_ENDIF(p);
815 break;
816
817 case BRW_OPCODE_DO:
818 brw_DO(p, BRW_EXECUTE_8);
819 break;
820
821 case BRW_OPCODE_BREAK:
822 brw_BREAK(p);
823 brw_set_predicate_control(p, BRW_PREDICATE_NONE);
824 break;
825 case BRW_OPCODE_CONTINUE:
826 /* FINISHME: We need to write the loop instruction support still. */
827 if (intel->gen >= 6)
828 gen6_CONT(p);
829 else
830 brw_CONT(p);
831 brw_set_predicate_control(p, BRW_PREDICATE_NONE);
832 break;
833
834 case BRW_OPCODE_WHILE:
835 brw_WHILE(p);
836 break;
837
838 default:
839 generate_vs_instruction(inst, dst, src);
840 break;
841 }
842
843 if (unlikely(INTEL_DEBUG & DEBUG_VS)) {
844 brw_dump_compile(p, stdout,
845 last_native_insn_offset, p->next_insn_offset);
846 }
847
848 last_native_insn_offset = p->next_insn_offset;
849 }
850
851 if (unlikely(INTEL_DEBUG & DEBUG_VS)) {
852 printf("\n");
853 }
854
855 brw_set_uip_jip(p);
856
857 /* OK, while the INTEL_DEBUG=vs above is very nice for debugging VS
858 * emit issues, it doesn't get the jump distances into the output,
859 * which is often something we want to debug. So this is here in
860 * case you're doing that.
861 */
862 if (0 && unlikely(INTEL_DEBUG & DEBUG_VS)) {
863 brw_dump_compile(p, stdout, 0, p->next_insn_offset);
864 }
865 }
866
867 const unsigned *
868 vec4_generator::generate_assembly(exec_list *instructions,
869 unsigned *assembly_size)
870 {
871 brw_set_access_mode(p, BRW_ALIGN_16);
872 generate_code(instructions);
873 return brw_get_program(p, assembly_size);
874 }
875
876 } /* namespace brw */