i965: Perform program state upload outside of atom handling
[mesa.git] / src / mesa / drivers / dri / i965 / brw_vs.h
1 /*
2 Copyright (C) Intel Corp. 2006. All Rights Reserved.
3 Intel funded Tungsten Graphics to
4 develop this 3D driver.
5
6 Permission is hereby granted, free of charge, to any person obtaining
7 a copy of this software and associated documentation files (the
8 "Software"), to deal in the Software without restriction, including
9 without limitation the rights to use, copy, modify, merge, publish,
10 distribute, sublicense, and/or sell copies of the Software, and to
11 permit persons to whom the Software is furnished to do so, subject to
12 the following conditions:
13
14 The above copyright notice and this permission notice (including the
15 next paragraph) shall be included in all copies or substantial
16 portions of the Software.
17
18 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
19 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
21 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
22 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
23 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
24 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25
26 **********************************************************************/
27 /*
28 * Authors:
29 * Keith Whitwell <keithw@vmware.com>
30 */
31
32
33 #ifndef BRW_VS_H
34 #define BRW_VS_H
35
36
37 #include "brw_context.h"
38 #include "brw_eu.h"
39 #include "brw_vec4.h"
40 #include "program/program.h"
41
42 /**
43 * The VF can't natively handle certain types of attributes, such as GL_FIXED
44 * or most 10_10_10_2 types. These flags enable various VS workarounds to
45 * "fix" attributes at the beginning of shaders.
46 */
47 #define BRW_ATTRIB_WA_COMPONENT_MASK 7 /* mask for GL_FIXED scale channel count */
48 #define BRW_ATTRIB_WA_NORMALIZE 8 /* normalize in shader */
49 #define BRW_ATTRIB_WA_BGRA 16 /* swap r/b channels in shader */
50 #define BRW_ATTRIB_WA_SIGN 32 /* interpret as signed in shader */
51 #define BRW_ATTRIB_WA_SCALE 64 /* interpret as scaled in shader */
52
53 struct brw_vs_compile {
54 struct brw_vec4_compile base;
55 struct brw_vs_prog_key key;
56
57 struct brw_vertex_program *vp;
58 };
59
60 #ifdef __cplusplus
61 extern "C" {
62 #endif
63
64 const unsigned *brw_vs_emit(struct brw_context *brw,
65 struct gl_shader_program *prog,
66 struct brw_vs_compile *c,
67 struct brw_vs_prog_data *prog_data,
68 void *mem_ctx,
69 unsigned *program_size);
70 void brw_vs_debug_recompile(struct brw_context *brw,
71 struct gl_shader_program *prog,
72 const struct brw_vs_prog_key *key);
73 bool brw_vs_prog_data_compare(const void *a, const void *b);
74
75 void
76 brw_upload_vs_prog(struct brw_context *brw);
77
78 #ifdef __cplusplus
79 } /* extern "C" */
80
81
82 namespace brw {
83
84 class vec4_vs_visitor : public vec4_visitor
85 {
86 public:
87 vec4_vs_visitor(struct brw_context *brw,
88 struct brw_vs_compile *vs_compile,
89 struct brw_vs_prog_data *vs_prog_data,
90 struct gl_shader_program *prog,
91 void *mem_ctx);
92
93 protected:
94 virtual dst_reg *make_reg_for_system_value(ir_variable *ir);
95 virtual void setup_payload();
96 virtual void emit_prolog();
97 virtual void emit_program_code();
98 virtual void emit_thread_end();
99 virtual void emit_urb_write_header(int mrf);
100 virtual vec4_instruction *emit_urb_write_opcode(bool complete);
101
102 private:
103 int setup_attributes(int payload_reg);
104 void setup_vp_regs();
105 dst_reg get_vp_dst_reg(const prog_dst_register &dst);
106 src_reg get_vp_src_reg(const prog_src_register &src);
107
108 struct brw_vs_compile * const vs_compile;
109 struct brw_vs_prog_data * const vs_prog_data;
110 src_reg *vp_temp_regs;
111 src_reg vp_addr_reg;
112 };
113
114 } /* namespace brw */
115
116
117 #endif
118
119 #endif