2 * Copyright © 2011 Intel Corporation
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
26 #include "intel_batchbuffer.h"
27 #include "intel_fbo.h"
28 #include "intel_mipmap_tree.h"
30 #include "brw_context.h"
31 #include "brw_defines.h"
32 #include "brw_state.h"
34 #include "brw_blorp.h"
35 #include "gen7_blorp.h"
43 * If the 3DSTATE_URB_VS is emitted, than the others must be also. From the
44 * BSpec, Volume 2a "3D Pipeline Overview", Section 1.7.1 3DSTATE_URB_VS:
45 * 3DSTATE_URB_HS, 3DSTATE_URB_DS, and 3DSTATE_URB_GS must also be
46 * programmed in order for the programming of this state to be
50 gen7_blorp_emit_urb_config(struct brw_context
*brw
,
51 const brw_blorp_params
*params
)
53 /* The minimum valid value is 32. See 3DSTATE_URB_VS,
54 * Dword 1.15:0 "VS Number of URB Entries".
56 int num_vs_entries
= 32;
58 int vs_start
= 2; /* skip over push constants */
60 gen7_emit_urb_state(brw
, num_vs_entries
, vs_size
, vs_start
);
64 /* 3DSTATE_BLEND_STATE_POINTERS */
66 gen7_blorp_emit_blend_state_pointer(struct brw_context
*brw
,
67 const brw_blorp_params
*params
,
68 uint32_t cc_blend_state_offset
)
70 struct intel_context
*intel
= &brw
->intel
;
73 OUT_BATCH(_3DSTATE_BLEND_STATE_POINTERS
<< 16 | (2 - 2));
74 OUT_BATCH(cc_blend_state_offset
| 1);
79 /* 3DSTATE_CC_STATE_POINTERS */
81 gen7_blorp_emit_cc_state_pointer(struct brw_context
*brw
,
82 const brw_blorp_params
*params
,
83 uint32_t cc_state_offset
)
85 struct intel_context
*intel
= &brw
->intel
;
88 OUT_BATCH(_3DSTATE_CC_STATE_POINTERS
<< 16 | (2 - 2));
89 OUT_BATCH(cc_state_offset
| 1);
94 gen7_blorp_emit_cc_viewport(struct brw_context
*brw
,
95 const brw_blorp_params
*params
)
97 struct intel_context
*intel
= &brw
->intel
;
98 struct brw_cc_viewport
*ccv
;
99 uint32_t cc_vp_offset
;
101 ccv
= (struct brw_cc_viewport
*)brw_state_batch(brw
, AUB_TRACE_CC_VP_STATE
,
104 ccv
->min_depth
= 0.0;
105 ccv
->max_depth
= 1.0;
108 OUT_BATCH(_3DSTATE_VIEWPORT_STATE_POINTERS_CC
<< 16 | (2 - 2));
109 OUT_BATCH(cc_vp_offset
);
114 /* 3DSTATE_DEPTH_STENCIL_STATE_POINTERS
116 * The offset is relative to CMD_STATE_BASE_ADDRESS.DynamicStateBaseAddress.
119 gen7_blorp_emit_depth_stencil_state_pointers(struct brw_context
*brw
,
120 const brw_blorp_params
*params
,
121 uint32_t depthstencil_offset
)
123 struct intel_context
*intel
= &brw
->intel
;
126 OUT_BATCH(_3DSTATE_DEPTH_STENCIL_STATE_POINTERS
<< 16 | (2 - 2));
127 OUT_BATCH(depthstencil_offset
| 1);
132 /* SURFACE_STATE for renderbuffer or texture surface (see
133 * brw_update_renderbuffer_surface and brw_update_texture_surface)
136 gen7_blorp_emit_surface_state(struct brw_context
*brw
,
137 const brw_blorp_params
*params
,
138 const brw_blorp_surface_info
*surface
,
139 uint32_t read_domains
, uint32_t write_domain
,
140 bool is_render_target
)
142 struct intel_context
*intel
= &brw
->intel
;
144 uint32_t wm_surf_offset
;
145 uint32_t width
= surface
->width
;
146 uint32_t height
= surface
->height
;
147 /* Note: since gen7 uses INTEL_MSAA_LAYOUT_CMS or INTEL_MSAA_LAYOUT_UMS for
148 * color surfaces, width and height are measured in pixels; we don't need
149 * to divide them by 2 as we do for Gen6 (see
150 * gen6_blorp_emit_surface_state).
152 struct intel_region
*region
= surface
->mt
->region
;
153 uint32_t tile_x
, tile_y
;
155 struct gen7_surface_state
*surf
= (struct gen7_surface_state
*)
156 brw_state_batch(brw
, AUB_TRACE_SURFACE_STATE
, sizeof(*surf
), 32,
158 memset(surf
, 0, sizeof(*surf
));
160 if (surface
->mt
->align_h
== 4)
161 surf
->ss0
.vertical_alignment
= 1;
162 if (surface
->mt
->align_w
== 8)
163 surf
->ss0
.horizontal_alignment
= 1;
165 surf
->ss0
.surface_format
= surface
->brw_surfaceformat
;
166 surf
->ss0
.surface_type
= BRW_SURFACE_2D
;
167 surf
->ss0
.surface_array_spacing
= surface
->array_spacing_lod0
?
168 GEN7_SURFACE_ARYSPC_LOD0
: GEN7_SURFACE_ARYSPC_FULL
;
171 surf
->ss1
.base_addr
= surface
->compute_tile_offsets(&tile_x
, &tile_y
);
172 surf
->ss1
.base_addr
+= region
->bo
->offset
;
174 /* Note that the low bits of these fields are missing, so
175 * there's the possibility of getting in trouble.
177 assert(tile_x
% 4 == 0);
178 assert(tile_y
% 2 == 0);
179 surf
->ss5
.x_offset
= tile_x
/ 4;
180 surf
->ss5
.y_offset
= tile_y
/ 2;
182 surf
->ss2
.width
= width
- 1;
183 surf
->ss2
.height
= height
- 1;
185 uint32_t tiling
= surface
->map_stencil_as_y_tiled
186 ? I915_TILING_Y
: region
->tiling
;
187 gen7_set_surface_tiling(surf
, tiling
);
189 uint32_t pitch_bytes
= region
->pitch
* region
->cpp
;
190 if (surface
->map_stencil_as_y_tiled
)
192 surf
->ss3
.pitch
= pitch_bytes
- 1;
194 gen7_set_surface_msaa(surf
, surface
->num_samples
, surface
->msaa_layout
);
195 if (surface
->msaa_layout
== INTEL_MSAA_LAYOUT_CMS
) {
196 gen7_set_surface_mcs_info(brw
, surf
, wm_surf_offset
,
197 surface
->mt
->mcs_mt
, is_render_target
);
200 if (intel
->is_haswell
) {
201 surf
->ss7
.shader_channel_select_r
= HSW_SCS_RED
;
202 surf
->ss7
.shader_channel_select_g
= HSW_SCS_GREEN
;
203 surf
->ss7
.shader_channel_select_b
= HSW_SCS_BLUE
;
204 surf
->ss7
.shader_channel_select_a
= HSW_SCS_ALPHA
;
207 /* Emit relocation to surface contents */
208 drm_intel_bo_emit_reloc(brw
->intel
.batch
.bo
,
210 offsetof(struct gen7_surface_state
, ss1
),
212 surf
->ss1
.base_addr
- region
->bo
->offset
,
213 read_domains
, write_domain
);
215 gen7_check_surface_setup(surf
, is_render_target
);
217 return wm_surf_offset
;
222 * SAMPLER_STATE. See gen7_update_sampler_state().
225 gen7_blorp_emit_sampler_state(struct brw_context
*brw
,
226 const brw_blorp_params
*params
)
228 uint32_t sampler_offset
;
230 struct gen7_sampler_state
*sampler
= (struct gen7_sampler_state
*)
231 brw_state_batch(brw
, AUB_TRACE_SAMPLER_STATE
,
232 sizeof(struct gen7_sampler_state
),
233 32, &sampler_offset
);
234 memset(sampler
, 0, sizeof(*sampler
));
236 sampler
->ss0
.min_filter
= BRW_MAPFILTER_LINEAR
;
237 sampler
->ss0
.mip_filter
= BRW_MIPFILTER_NONE
;
238 sampler
->ss0
.mag_filter
= BRW_MAPFILTER_LINEAR
;
240 sampler
->ss3
.r_wrap_mode
= BRW_TEXCOORDMODE_CLAMP
;
241 sampler
->ss3
.s_wrap_mode
= BRW_TEXCOORDMODE_CLAMP
;
242 sampler
->ss3
.t_wrap_mode
= BRW_TEXCOORDMODE_CLAMP
;
244 // sampler->ss0.min_mag_neq = 1;
248 sampler
->ss0
.lod_bias
= 0;
250 sampler
->ss0
.lod_preclamp
= 1; /* OpenGL mode */
251 sampler
->ss0
.default_color_mode
= 0; /* OpenGL/DX10 mode */
253 /* Set BaseMipLevel, MaxLOD, MinLOD:
255 * XXX: I don't think that using firstLevel, lastLevel works,
256 * because we always setup the surface state as if firstLevel ==
257 * level zero. Probably have to subtract firstLevel from each of
260 sampler
->ss0
.base_level
= U_FIXED(0, 1);
262 sampler
->ss1
.max_lod
= U_FIXED(0, 8);
263 sampler
->ss1
.min_lod
= U_FIXED(0, 8);
265 sampler
->ss3
.non_normalized_coord
= 1;
267 sampler
->ss3
.address_round
|= BRW_ADDRESS_ROUNDING_ENABLE_U_MIN
|
268 BRW_ADDRESS_ROUNDING_ENABLE_V_MIN
|
269 BRW_ADDRESS_ROUNDING_ENABLE_R_MIN
;
270 sampler
->ss3
.address_round
|= BRW_ADDRESS_ROUNDING_ENABLE_U_MAG
|
271 BRW_ADDRESS_ROUNDING_ENABLE_V_MAG
|
272 BRW_ADDRESS_ROUNDING_ENABLE_R_MAG
;
274 return sampler_offset
;
280 * Disable the hull shader.
283 gen7_blorp_emit_hs_disable(struct brw_context
*brw
,
284 const brw_blorp_params
*params
)
286 struct intel_context
*intel
= &brw
->intel
;
289 OUT_BATCH(_3DSTATE_HS
<< 16 | (7 - 2));
302 * Disable the tesselation engine.
305 gen7_blorp_emit_te_disable(struct brw_context
*brw
,
306 const brw_blorp_params
*params
)
308 struct intel_context
*intel
= &brw
->intel
;
311 OUT_BATCH(_3DSTATE_TE
<< 16 | (4 - 2));
321 * Disable the domain shader.
324 gen7_blorp_emit_ds_disable(struct brw_context
*brw
,
325 const brw_blorp_params
*params
)
327 struct intel_context
*intel
= &brw
->intel
;
330 OUT_BATCH(_3DSTATE_DS
<< 16 | (6 - 2));
345 gen7_blorp_emit_streamout_disable(struct brw_context
*brw
,
346 const brw_blorp_params
*params
)
348 struct intel_context
*intel
= &brw
->intel
;
351 OUT_BATCH(_3DSTATE_STREAMOUT
<< 16 | (3 - 2));
359 gen7_blorp_emit_sf_config(struct brw_context
*brw
,
360 const brw_blorp_params
*params
)
362 struct intel_context
*intel
= &brw
->intel
;
366 * Disable ViewportTransformEnable (dw1.1)
368 * From the SandyBridge PRM, Volume 2, Part 1, Section 1.3, "3D
369 * Primitives Overview":
370 * RECTLIST: Viewport Mapping must be DISABLED (as is typical with the
371 * use of screen- space coordinates).
373 * A solid rectangle must be rendered, so set FrontFaceFillMode (dw1.6:5)
374 * and BackFaceFillMode (dw1.4:3) to SOLID(0).
376 * From the Sandy Bridge PRM, Volume 2, Part 1, Section
377 * 6.4.1.1 3DSTATE_SF, Field FrontFaceFillMode:
378 * SOLID: Any triangle or rectangle object found to be front-facing
379 * is rendered as a solid object. This setting is required when
380 * (rendering rectangle (RECTLIST) objects.
384 OUT_BATCH(_3DSTATE_SF
<< 16 | (7 - 2));
385 OUT_BATCH(params
->depth_format
<<
386 GEN7_SF_DEPTH_BUFFER_SURFACE_FORMAT_SHIFT
);
387 OUT_BATCH(params
->num_samples
> 1 ? GEN6_SF_MSRAST_ON_PATTERN
: 0);
398 OUT_BATCH(_3DSTATE_SBE
<< 16 | (14 - 2));
399 OUT_BATCH((1 - 1) << GEN7_SBE_NUM_OUTPUTS_SHIFT
| /* only position */
400 1 << GEN7_SBE_URB_ENTRY_READ_LENGTH_SHIFT
|
401 0 << GEN7_SBE_URB_ENTRY_READ_OFFSET_SHIFT
);
402 for (int i
= 0; i
< 12; ++i
)
410 * Disable thread dispatch (dw5.19) and enable the HiZ op.
413 gen7_blorp_emit_wm_config(struct brw_context
*brw
,
414 const brw_blorp_params
*params
,
415 brw_blorp_prog_data
*prog_data
)
417 struct intel_context
*intel
= &brw
->intel
;
419 uint32_t dw1
= 0, dw2
= 0;
421 switch (params
->hiz_op
) {
422 case GEN6_HIZ_OP_DEPTH_CLEAR
:
423 dw1
|= GEN7_WM_DEPTH_CLEAR
;
425 case GEN6_HIZ_OP_DEPTH_RESOLVE
:
426 dw1
|= GEN7_WM_DEPTH_RESOLVE
;
428 case GEN6_HIZ_OP_HIZ_RESOLVE
:
429 dw1
|= GEN7_WM_HIERARCHICAL_DEPTH_RESOLVE
;
431 case GEN6_HIZ_OP_NONE
:
437 dw1
|= GEN7_WM_STATISTICS_ENABLE
;
438 dw1
|= GEN7_WM_LINE_AA_WIDTH_1_0
;
439 dw1
|= GEN7_WM_LINE_END_CAP_AA_WIDTH_0_5
;
440 dw1
|= 0 << GEN7_WM_BARYCENTRIC_INTERPOLATION_MODE_SHIFT
; /* No interp */
441 if (params
->use_wm_prog
) {
442 dw1
|= GEN7_WM_KILL_ENABLE
; /* TODO: temporarily smash on */
443 dw1
|= GEN7_WM_DISPATCH_ENABLE
; /* We are rendering */
446 if (params
->num_samples
> 1) {
447 dw1
|= GEN7_WM_MSRAST_ON_PATTERN
;
448 if (prog_data
&& prog_data
->persample_msaa_dispatch
)
449 dw2
|= GEN7_WM_MSDISPMODE_PERSAMPLE
;
451 dw2
|= GEN7_WM_MSDISPMODE_PERPIXEL
;
453 dw1
|= GEN7_WM_MSRAST_OFF_PIXEL
;
454 dw2
|= GEN7_WM_MSDISPMODE_PERSAMPLE
;
458 OUT_BATCH(_3DSTATE_WM
<< 16 | (3 - 2));
468 * Pixel shader dispatch is disabled above in 3DSTATE_WM, dw1.29. Despite
469 * that, thread dispatch info must still be specified.
470 * - Maximum Number of Threads (dw4.24:31) must be nonzero, as the BSpec
471 * states that the valid range for this field is [0x3, 0x2f].
472 * - A dispatch mode must be given; that is, at least one of the
473 * "N Pixel Dispatch Enable" (N=8,16,32) fields must be set. This was
474 * discovered through simulator error messages.
477 gen7_blorp_emit_ps_config(struct brw_context
*brw
,
478 const brw_blorp_params
*params
,
479 uint32_t prog_offset
,
480 brw_blorp_prog_data
*prog_data
)
482 struct intel_context
*intel
= &brw
->intel
;
483 uint32_t dw2
, dw4
, dw5
;
484 const int max_threads_shift
= brw
->intel
.is_haswell
?
485 HSW_PS_MAX_THREADS_SHIFT
: IVB_PS_MAX_THREADS_SHIFT
;
488 dw4
|= (brw
->max_wm_threads
- 1) << max_threads_shift
;
490 /* If there's a WM program, we need to do 16-pixel dispatch since that's
491 * what the program is compiled for. If there isn't, then it shouldn't
492 * matter because no program is actually being run. However, the hardware
493 * gets angry if we don't enable at least one dispatch mode, so just enable
494 * 16-pixel dispatch unconditionally.
496 dw4
|= GEN7_PS_16_DISPATCH_ENABLE
;
498 if (intel
->is_haswell
)
499 dw4
|= SET_FIELD(1, HSW_PS_SAMPLE_MASK
); /* 1 sample for now */
500 if (params
->use_wm_prog
) {
501 dw2
|= 1 << GEN7_PS_SAMPLER_COUNT_SHIFT
; /* Up to 4 samplers */
502 dw4
|= GEN7_PS_PUSH_CONSTANT_ENABLE
;
503 dw5
|= prog_data
->first_curbe_grf
<< GEN7_PS_DISPATCH_START_GRF_SHIFT_0
;
507 OUT_BATCH(_3DSTATE_PS
<< 16 | (8 - 2));
508 OUT_BATCH(params
->use_wm_prog
? prog_offset
: 0);
520 gen7_blorp_emit_binding_table_pointers_ps(struct brw_context
*brw
,
521 const brw_blorp_params
*params
,
522 uint32_t wm_bind_bo_offset
)
524 struct intel_context
*intel
= &brw
->intel
;
527 OUT_BATCH(_3DSTATE_BINDING_TABLE_POINTERS_PS
<< 16 | (2 - 2));
528 OUT_BATCH(wm_bind_bo_offset
);
534 gen7_blorp_emit_sampler_state_pointers_ps(struct brw_context
*brw
,
535 const brw_blorp_params
*params
,
536 uint32_t sampler_offset
)
538 struct intel_context
*intel
= &brw
->intel
;
541 OUT_BATCH(_3DSTATE_SAMPLER_STATE_POINTERS_PS
<< 16 | (2 - 2));
542 OUT_BATCH(sampler_offset
);
548 gen7_blorp_emit_constant_ps(struct brw_context
*brw
,
549 const brw_blorp_params
*params
,
550 uint32_t wm_push_const_offset
)
552 struct intel_context
*intel
= &brw
->intel
;
554 /* Make sure the push constants fill an exact integer number of
557 assert(sizeof(brw_blorp_wm_push_constants
) % 32 == 0);
559 /* There must be at least one register worth of push constant data. */
560 assert(BRW_BLORP_NUM_PUSH_CONST_REGS
> 0);
562 /* Enable push constant buffer 0. */
564 OUT_BATCH(_3DSTATE_CONSTANT_PS
<< 16 |
566 OUT_BATCH(BRW_BLORP_NUM_PUSH_CONST_REGS
);
568 OUT_BATCH(wm_push_const_offset
);
577 gen7_blorp_emit_depth_stencil_config(struct brw_context
*brw
,
578 const brw_blorp_params
*params
)
580 struct intel_context
*intel
= &brw
->intel
;
581 uint32_t draw_x
= params
->depth
.x_offset
;
582 uint32_t draw_y
= params
->depth
.y_offset
;
583 uint32_t tile_mask_x
, tile_mask_y
;
585 if (params
->depth
.mt
) {
586 brw_get_depthstencil_tile_masks(params
->depth
.mt
, NULL
,
587 &tile_mask_x
, &tile_mask_y
);
590 /* 3DSTATE_DEPTH_BUFFER */
592 uint32_t tile_x
= draw_x
& tile_mask_x
;
593 uint32_t tile_y
= draw_y
& tile_mask_y
;
595 intel_region_get_aligned_offset(params
->depth
.mt
->region
,
596 draw_x
& ~tile_mask_x
,
597 draw_y
& ~tile_mask_y
, false);
599 /* According to the Sandy Bridge PRM, volume 2 part 1, pp326-327
600 * (3DSTATE_DEPTH_BUFFER dw5), in the documentation for "Depth
601 * Coordinate Offset X/Y":
603 * "The 3 LSBs of both offsets must be zero to ensure correct
606 * We have no guarantee that tile_x and tile_y are correctly aligned,
607 * since they are determined by the mipmap layout, which is only aligned
610 * So, to avoid hanging the GPU, just smash the low order 3 bits of
611 * tile_x and tile_y to 0. This is a temporary workaround until we come
612 * up with a better solution.
617 intel_emit_depth_stall_flushes(intel
);
620 OUT_BATCH(GEN7_3DSTATE_DEPTH_BUFFER
<< 16 | (7 - 2));
621 uint32_t pitch_bytes
=
622 params
->depth
.mt
->region
->pitch
* params
->depth
.mt
->region
->cpp
;
623 OUT_BATCH((pitch_bytes
- 1) |
624 params
->depth_format
<< 18 |
625 1 << 22 | /* hiz enable */
626 1 << 28 | /* depth write */
627 BRW_SURFACE_2D
<< 29);
628 OUT_RELOC(params
->depth
.mt
->region
->bo
,
629 I915_GEM_DOMAIN_RENDER
, I915_GEM_DOMAIN_RENDER
,
631 OUT_BATCH((params
->depth
.width
+ tile_x
- 1) << 4 |
632 (params
->depth
.height
+ tile_y
- 1) << 18);
640 /* 3DSTATE_HIER_DEPTH_BUFFER */
642 struct intel_region
*hiz_region
= params
->depth
.mt
->hiz_mt
->region
;
643 uint32_t hiz_offset
=
644 intel_region_get_aligned_offset(hiz_region
,
645 draw_x
& ~tile_mask_x
,
646 (draw_y
& ~tile_mask_y
) / 2, false);
649 OUT_BATCH((GEN7_3DSTATE_HIER_DEPTH_BUFFER
<< 16) | (3 - 2));
650 OUT_BATCH(hiz_region
->pitch
* hiz_region
->cpp
- 1);
651 OUT_RELOC(hiz_region
->bo
,
652 I915_GEM_DOMAIN_RENDER
, I915_GEM_DOMAIN_RENDER
,
657 /* 3DSTATE_STENCIL_BUFFER */
660 OUT_BATCH((GEN7_3DSTATE_STENCIL_BUFFER
<< 16) | (3 - 2));
669 gen7_blorp_emit_depth_disable(struct brw_context
*brw
,
670 const brw_blorp_params
*params
)
672 struct intel_context
*intel
= &brw
->intel
;
675 OUT_BATCH(GEN7_3DSTATE_DEPTH_BUFFER
<< 16 | (7 - 2));
676 OUT_BATCH(BRW_DEPTHFORMAT_D32_FLOAT
<< 18 | (BRW_SURFACE_NULL
<< 29));
686 /* 3DSTATE_CLEAR_PARAMS
688 * From the BSpec, Volume 2a.11 Windower, Section 1.5.6.3.2
689 * 3DSTATE_CLEAR_PARAMS:
690 * [DevIVB] 3DSTATE_CLEAR_PARAMS must always be programmed in the along
691 * with the other Depth/Stencil state commands(i.e. 3DSTATE_DEPTH_BUFFER,
692 * 3DSTATE_STENCIL_BUFFER, or 3DSTATE_HIER_DEPTH_BUFFER).
695 gen7_blorp_emit_clear_params(struct brw_context
*brw
,
696 const brw_blorp_params
*params
)
698 struct intel_context
*intel
= &brw
->intel
;
701 OUT_BATCH(GEN7_3DSTATE_CLEAR_PARAMS
<< 16 | (3 - 2));
702 OUT_BATCH(params
->depth
.mt
? params
->depth
.mt
->depth_clear_value
: 0);
703 OUT_BATCH(GEN7_DEPTH_CLEAR_VALID
);
710 gen7_blorp_emit_primitive(struct brw_context
*brw
,
711 const brw_blorp_params
*params
)
713 struct intel_context
*intel
= &brw
->intel
;
716 OUT_BATCH(CMD_3D_PRIM
<< 16 | (7 - 2));
717 OUT_BATCH(GEN7_3DPRIM_VERTEXBUFFER_ACCESS_SEQUENTIAL
|
719 OUT_BATCH(3); /* vertex count per instance */
721 OUT_BATCH(1); /* instance count */
729 * \copydoc gen6_blorp_exec()
732 gen7_blorp_exec(struct intel_context
*intel
,
733 const brw_blorp_params
*params
)
735 struct gl_context
*ctx
= &intel
->ctx
;
736 struct brw_context
*brw
= brw_context(ctx
);
737 brw_blorp_prog_data
*prog_data
= NULL
;
738 uint32_t cc_blend_state_offset
= 0;
739 uint32_t cc_state_offset
= 0;
740 uint32_t depthstencil_offset
;
741 uint32_t wm_push_const_offset
= 0;
742 uint32_t wm_bind_bo_offset
= 0;
743 uint32_t sampler_offset
= 0;
745 uint32_t prog_offset
= params
->get_wm_prog(brw
, &prog_data
);
746 gen6_blorp_emit_batch_head(brw
, params
);
747 gen7_allocate_push_constants(brw
);
748 gen6_emit_3dstate_multisample(brw
, params
->num_samples
);
749 gen6_emit_3dstate_sample_mask(brw
, params
->num_samples
, 1.0, false);
750 gen6_blorp_emit_state_base_address(brw
, params
);
751 gen6_blorp_emit_vertices(brw
, params
);
752 gen7_blorp_emit_urb_config(brw
, params
);
753 if (params
->use_wm_prog
) {
754 cc_blend_state_offset
= gen6_blorp_emit_blend_state(brw
, params
);
755 cc_state_offset
= gen6_blorp_emit_cc_state(brw
, params
);
756 gen7_blorp_emit_blend_state_pointer(brw
, params
, cc_blend_state_offset
);
757 gen7_blorp_emit_cc_state_pointer(brw
, params
, cc_state_offset
);
759 depthstencil_offset
= gen6_blorp_emit_depth_stencil_state(brw
, params
);
760 gen7_blorp_emit_depth_stencil_state_pointers(brw
, params
,
761 depthstencil_offset
);
762 if (params
->use_wm_prog
) {
763 uint32_t wm_surf_offset_renderbuffer
;
764 uint32_t wm_surf_offset_texture
;
765 wm_push_const_offset
= gen6_blorp_emit_wm_constants(brw
, params
);
766 wm_surf_offset_renderbuffer
=
767 gen7_blorp_emit_surface_state(brw
, params
, ¶ms
->dst
,
768 I915_GEM_DOMAIN_RENDER
,
769 I915_GEM_DOMAIN_RENDER
,
770 true /* is_render_target */);
771 wm_surf_offset_texture
=
772 gen7_blorp_emit_surface_state(brw
, params
, ¶ms
->src
,
773 I915_GEM_DOMAIN_SAMPLER
, 0,
774 false /* is_render_target */);
776 gen6_blorp_emit_binding_table(brw
, params
,
777 wm_surf_offset_renderbuffer
,
778 wm_surf_offset_texture
);
779 sampler_offset
= gen7_blorp_emit_sampler_state(brw
, params
);
781 gen6_blorp_emit_vs_disable(brw
, params
);
782 gen7_blorp_emit_hs_disable(brw
, params
);
783 gen7_blorp_emit_te_disable(brw
, params
);
784 gen7_blorp_emit_ds_disable(brw
, params
);
785 gen6_blorp_emit_gs_disable(brw
, params
);
786 gen7_blorp_emit_streamout_disable(brw
, params
);
787 gen6_blorp_emit_clip_disable(brw
, params
);
788 gen7_blorp_emit_sf_config(brw
, params
);
789 gen7_blorp_emit_wm_config(brw
, params
, prog_data
);
790 if (params
->use_wm_prog
) {
791 gen7_blorp_emit_binding_table_pointers_ps(brw
, params
,
793 gen7_blorp_emit_sampler_state_pointers_ps(brw
, params
, sampler_offset
);
794 gen7_blorp_emit_constant_ps(brw
, params
, wm_push_const_offset
);
796 gen7_blorp_emit_ps_config(brw
, params
, prog_offset
, prog_data
);
797 gen7_blorp_emit_cc_viewport(brw
, params
);
799 if (params
->depth
.mt
)
800 gen7_blorp_emit_depth_stencil_config(brw
, params
);
802 gen7_blorp_emit_depth_disable(brw
, params
);
803 gen7_blorp_emit_clear_params(brw
, params
);
804 gen6_blorp_emit_drawing_rectangle(brw
, params
);
805 gen7_blorp_emit_primitive(brw
, params
);
807 /* See comments above at first invocation of intel_flush() in
808 * gen6_blorp_emit_batch_head().
813 brw
->state
.dirty
.brw
= ~0;
814 brw
->state
.dirty
.cache
= ~0;