2 * Copyright 2006 VMware, Inc.
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sublicense, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
13 * The above copyright notice and this permission notice (including the
14 * next paragraph) shall be included in all copies or substantial portions
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
18 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
19 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
20 * IN NO EVENT SHALL VMWARE AND/OR ITS SUPPLIERS BE LIABLE FOR
21 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
22 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
23 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27 #include <GL/internal/dri_interface.h>
28 #include <drm_fourcc.h>
30 #include "intel_batchbuffer.h"
31 #include "intel_image.h"
32 #include "intel_mipmap_tree.h"
33 #include "intel_tex.h"
34 #include "intel_blit.h"
35 #include "intel_fbo.h"
37 #include "brw_blorp.h"
38 #include "brw_context.h"
39 #include "brw_state.h"
41 #include "main/enums.h"
42 #include "main/fbobject.h"
43 #include "main/formats.h"
44 #include "main/glformats.h"
45 #include "main/texcompress_etc.h"
46 #include "main/teximage.h"
47 #include "main/streaming-load-memcpy.h"
48 #include "x86/common_x86_asm.h"
50 #define FILE_DEBUG_FLAG DEBUG_MIPTREE
52 static void *intel_miptree_map_raw(struct brw_context
*brw
,
53 struct intel_mipmap_tree
*mt
,
56 static void intel_miptree_unmap_raw(struct intel_mipmap_tree
*mt
);
59 intel_miptree_alloc_aux(struct brw_context
*brw
,
60 struct intel_mipmap_tree
*mt
);
63 intel_miptree_supports_mcs(struct brw_context
*brw
,
64 const struct intel_mipmap_tree
*mt
)
66 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
68 /* MCS compression only applies to multisampled miptrees */
69 if (mt
->surf
.samples
<= 1)
72 /* Prior to Gen7, all MSAA surfaces used IMS layout. */
76 /* See isl_surf_get_mcs_surf for details. */
77 if (mt
->surf
.samples
== 16 && mt
->surf
.logical_level0_px
.width
> 8192)
80 /* In Gen7, IMS layout is only used for depth and stencil buffers. */
81 switch (_mesa_get_format_base_format(mt
->format
)) {
82 case GL_DEPTH_COMPONENT
:
83 case GL_STENCIL_INDEX
:
84 case GL_DEPTH_STENCIL
:
87 /* From the Ivy Bridge PRM, Vol4 Part1 p77 ("MCS Enable"):
89 * This field must be set to 0 for all SINT MSRTs when all RT channels
92 * In practice this means that we have to disable MCS for all signed
93 * integer MSAA buffers. The alternative, to disable MCS only when one
94 * of the render target channels is disabled, is impractical because it
95 * would require converting between CMS and UMS MSAA layouts on the fly,
98 if (devinfo
->gen
== 7 && _mesa_get_format_datatype(mt
->format
) == GL_INT
) {
107 intel_tiling_supports_ccs(const struct brw_context
*brw
,
108 enum isl_tiling tiling
)
110 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
112 /* From the Ivy Bridge PRM, Vol2 Part1 11.7 "MCS Buffer for Render
113 * Target(s)", beneath the "Fast Color Clear" bullet (p326):
115 * - Support is limited to tiled render targets.
117 * Gen9 changes the restriction to Y-tile only.
119 if (devinfo
->gen
>= 9)
120 return tiling
== ISL_TILING_Y0
;
121 else if (devinfo
->gen
>= 7)
122 return tiling
!= ISL_TILING_LINEAR
;
128 * For a single-sampled render target ("non-MSRT"), determine if an MCS buffer
129 * can be used. This doesn't (and should not) inspect any of the properties of
132 * From the Ivy Bridge PRM, Vol2 Part1 11.7 "MCS Buffer for Render Target(s)",
133 * beneath the "Fast Color Clear" bullet (p326):
135 * - Support is for non-mip-mapped and non-array surface types only.
137 * And then later, on p327:
139 * - MCS buffer for non-MSRT is supported only for RT formats 32bpp,
142 * From the Skylake documentation, it is made clear that X-tiling is no longer
145 * - MCS and Lossless compression is supported for TiledY/TileYs/TileYf
149 intel_miptree_supports_ccs(struct brw_context
*brw
,
150 const struct intel_mipmap_tree
*mt
)
152 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
154 /* MCS support does not exist prior to Gen7 */
155 if (devinfo
->gen
< 7)
158 /* This function applies only to non-multisampled render targets. */
159 if (mt
->surf
.samples
> 1)
162 /* MCS is only supported for color buffers */
163 switch (_mesa_get_format_base_format(mt
->format
)) {
164 case GL_DEPTH_COMPONENT
:
165 case GL_DEPTH_STENCIL
:
166 case GL_STENCIL_INDEX
:
170 if (mt
->cpp
!= 4 && mt
->cpp
!= 8 && mt
->cpp
!= 16)
173 const bool mip_mapped
= mt
->first_level
!= 0 || mt
->last_level
!= 0;
174 const bool arrayed
= mt
->surf
.logical_level0_px
.array_len
> 1 ||
175 mt
->surf
.logical_level0_px
.depth
> 1;
178 /* Multisample surfaces with the CMS layout are not layered surfaces,
179 * yet still have physical_depth0 > 1. Assert that we don't
180 * accidentally reject a multisampled surface here. We should have
181 * rejected it earlier by explicitly checking the sample count.
183 assert(mt
->surf
.samples
== 1);
186 /* Handle the hardware restrictions...
188 * All GENs have the following restriction: "MCS buffer for non-MSRT is
189 * supported only for RT formats 32bpp, 64bpp, and 128bpp."
191 * From the HSW PRM Volume 7: 3D-Media-GPGPU, page 652: (Color Clear of
192 * Non-MultiSampler Render Target Restrictions) Support is for
193 * non-mip-mapped and non-array surface types only.
195 * From the BDW PRM Volume 7: 3D-Media-GPGPU, page 649: (Color Clear of
196 * Non-MultiSampler Render Target Restriction). Mip-mapped and arrayed
197 * surfaces are supported with MCS buffer layout with these alignments in
198 * the RT space: Horizontal Alignment = 256 and Vertical Alignment = 128.
200 * From the SKL PRM Volume 7: 3D-Media-GPGPU, page 632: (Color Clear of
201 * Non-MultiSampler Render Target Restriction). Mip-mapped and arrayed
202 * surfaces are supported with MCS buffer layout with these alignments in
203 * the RT space: Horizontal Alignment = 128 and Vertical Alignment = 64.
205 if (devinfo
->gen
< 8 && (mip_mapped
|| arrayed
))
208 /* There's no point in using an MCS buffer if the surface isn't in a
211 if (!brw
->mesa_format_supports_render
[mt
->format
])
218 intel_tiling_supports_hiz(const struct brw_context
*brw
,
219 enum isl_tiling tiling
)
221 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
223 if (devinfo
->gen
< 6)
226 return tiling
== ISL_TILING_Y0
;
230 intel_miptree_supports_hiz(const struct brw_context
*brw
,
231 const struct intel_mipmap_tree
*mt
)
236 switch (mt
->format
) {
237 case MESA_FORMAT_Z_FLOAT32
:
238 case MESA_FORMAT_Z32_FLOAT_S8X24_UINT
:
239 case MESA_FORMAT_Z24_UNORM_X8_UINT
:
240 case MESA_FORMAT_Z24_UNORM_S8_UINT
:
241 case MESA_FORMAT_Z_UNORM16
:
249 * Return true if the format that will be used to access the miptree is
250 * CCS_E-compatible with the miptree's linear/non-sRGB format.
252 * Why use the linear format? Well, although the miptree may be specified with
253 * an sRGB format, the usage of that color space/format can be toggled. Since
254 * our HW tends to support more linear formats than sRGB ones, we use this
255 * format variant for check for CCS_E compatibility.
258 format_ccs_e_compat_with_miptree(const struct gen_device_info
*devinfo
,
259 const struct intel_mipmap_tree
*mt
,
260 enum isl_format access_format
)
262 assert(mt
->aux_usage
== ISL_AUX_USAGE_CCS_E
);
264 mesa_format linear_format
= _mesa_get_srgb_format_linear(mt
->format
);
265 enum isl_format isl_format
= brw_isl_format_for_mesa_format(linear_format
);
266 return isl_formats_are_ccs_e_compatible(devinfo
, isl_format
, access_format
);
270 intel_miptree_supports_ccs_e(struct brw_context
*brw
,
271 const struct intel_mipmap_tree
*mt
)
273 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
275 if (devinfo
->gen
< 9)
278 /* For now compression is only enabled for integer formats even though
279 * there exist supported floating point formats also. This is a heuristic
280 * decision based on current public benchmarks. In none of the cases these
281 * formats provided any improvement but a few cases were seen to regress.
282 * Hence these are left to to be enabled in the future when they are known
285 if (_mesa_get_format_datatype(mt
->format
) == GL_FLOAT
)
288 if (!intel_miptree_supports_ccs(brw
, mt
))
291 /* Many window system buffers are sRGB even if they are never rendered as
292 * sRGB. For those, we want CCS_E for when sRGBEncode is false. When the
293 * surface is used as sRGB, we fall back to CCS_D.
295 mesa_format linear_format
= _mesa_get_srgb_format_linear(mt
->format
);
296 enum isl_format isl_format
= brw_isl_format_for_mesa_format(linear_format
);
297 return isl_format_supports_ccs_e(&brw
->screen
->devinfo
, isl_format
);
301 * Determine depth format corresponding to a depth+stencil format,
302 * for separate stencil.
305 intel_depth_format_for_depthstencil_format(mesa_format format
) {
307 case MESA_FORMAT_Z24_UNORM_S8_UINT
:
308 return MESA_FORMAT_Z24_UNORM_X8_UINT
;
309 case MESA_FORMAT_Z32_FLOAT_S8X24_UINT
:
310 return MESA_FORMAT_Z_FLOAT32
;
317 create_mapping_table(GLenum target
, unsigned first_level
, unsigned last_level
,
318 unsigned depth0
, struct intel_mipmap_level
*table
)
320 for (unsigned level
= first_level
; level
<= last_level
; level
++) {
322 target
== GL_TEXTURE_3D
? minify(depth0
, level
) : depth0
;
324 table
[level
].slice
= calloc(d
, sizeof(*table
[0].slice
));
325 if (!table
[level
].slice
)
332 for (unsigned level
= first_level
; level
<= last_level
; level
++)
333 free(table
[level
].slice
);
339 needs_separate_stencil(const struct brw_context
*brw
,
340 struct intel_mipmap_tree
*mt
,
343 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
345 if (_mesa_get_format_base_format(format
) != GL_DEPTH_STENCIL
)
348 if (devinfo
->must_use_separate_stencil
)
351 return brw
->has_separate_stencil
&&
352 intel_miptree_supports_hiz(brw
, mt
);
356 * Choose the aux usage for this miptree. This function must be called fairly
357 * late in the miptree create process after we have a tiling.
360 intel_miptree_choose_aux_usage(struct brw_context
*brw
,
361 struct intel_mipmap_tree
*mt
)
363 assert(mt
->aux_usage
== ISL_AUX_USAGE_NONE
);
365 if (intel_miptree_supports_mcs(brw
, mt
)) {
366 assert(mt
->surf
.msaa_layout
== ISL_MSAA_LAYOUT_ARRAY
);
367 mt
->aux_usage
= ISL_AUX_USAGE_MCS
;
368 } else if (intel_tiling_supports_ccs(brw
, mt
->surf
.tiling
) &&
369 intel_miptree_supports_ccs(brw
, mt
)) {
370 if (!unlikely(INTEL_DEBUG
& DEBUG_NO_RBC
) &&
371 intel_miptree_supports_ccs_e(brw
, mt
)) {
372 mt
->aux_usage
= ISL_AUX_USAGE_CCS_E
;
374 mt
->aux_usage
= ISL_AUX_USAGE_CCS_D
;
376 } else if (intel_tiling_supports_hiz(brw
, mt
->surf
.tiling
) &&
377 intel_miptree_supports_hiz(brw
, mt
)) {
378 mt
->aux_usage
= ISL_AUX_USAGE_HIZ
;
381 /* We can do fast-clear on all auxiliary surface types that are
382 * allocated through the normal texture creation paths.
384 if (mt
->aux_usage
!= ISL_AUX_USAGE_NONE
)
385 mt
->supports_fast_clear
= true;
390 * Choose an appropriate uncompressed format for a requested
391 * compressed format, if unsupported.
394 intel_lower_compressed_format(struct brw_context
*brw
, mesa_format format
)
396 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
398 /* No need to lower ETC formats on these platforms,
399 * they are supported natively.
401 if (devinfo
->gen
>= 8 || devinfo
->is_baytrail
)
405 case MESA_FORMAT_ETC1_RGB8
:
406 return MESA_FORMAT_R8G8B8X8_UNORM
;
407 case MESA_FORMAT_ETC2_RGB8
:
408 return MESA_FORMAT_R8G8B8X8_UNORM
;
409 case MESA_FORMAT_ETC2_SRGB8
:
410 case MESA_FORMAT_ETC2_SRGB8_ALPHA8_EAC
:
411 case MESA_FORMAT_ETC2_SRGB8_PUNCHTHROUGH_ALPHA1
:
412 return MESA_FORMAT_B8G8R8A8_SRGB
;
413 case MESA_FORMAT_ETC2_RGBA8_EAC
:
414 case MESA_FORMAT_ETC2_RGB8_PUNCHTHROUGH_ALPHA1
:
415 return MESA_FORMAT_R8G8B8A8_UNORM
;
416 case MESA_FORMAT_ETC2_R11_EAC
:
417 return MESA_FORMAT_R_UNORM16
;
418 case MESA_FORMAT_ETC2_SIGNED_R11_EAC
:
419 return MESA_FORMAT_R_SNORM16
;
420 case MESA_FORMAT_ETC2_RG11_EAC
:
421 return MESA_FORMAT_R16G16_UNORM
;
422 case MESA_FORMAT_ETC2_SIGNED_RG11_EAC
:
423 return MESA_FORMAT_R16G16_SNORM
;
425 /* Non ETC1 / ETC2 format */
431 brw_get_num_logical_layers(const struct intel_mipmap_tree
*mt
, unsigned level
)
433 if (mt
->surf
.dim
== ISL_SURF_DIM_3D
)
434 return minify(mt
->surf
.logical_level0_px
.depth
, level
);
436 return mt
->surf
.logical_level0_px
.array_len
;
439 UNUSED
static unsigned
440 get_num_phys_layers(const struct isl_surf
*surf
, unsigned level
)
442 /* In case of physical dimensions one needs to consider also the layout.
443 * See isl_calc_phys_level0_extent_sa().
445 if (surf
->dim
!= ISL_SURF_DIM_3D
)
446 return surf
->phys_level0_sa
.array_len
;
448 if (surf
->dim_layout
== ISL_DIM_LAYOUT_GEN4_2D
)
449 return minify(surf
->phys_level0_sa
.array_len
, level
);
451 return minify(surf
->phys_level0_sa
.depth
, level
);
454 /** \brief Assert that the level and layer are valid for the miptree. */
456 intel_miptree_check_level_layer(const struct intel_mipmap_tree
*mt
,
464 assert(level
>= mt
->first_level
);
465 assert(level
<= mt
->last_level
);
466 assert(layer
< get_num_phys_layers(&mt
->surf
, level
));
469 static enum isl_aux_state
**
470 create_aux_state_map(struct intel_mipmap_tree
*mt
,
471 enum isl_aux_state initial
)
473 const uint32_t levels
= mt
->last_level
+ 1;
475 uint32_t total_slices
= 0;
476 for (uint32_t level
= 0; level
< levels
; level
++)
477 total_slices
+= brw_get_num_logical_layers(mt
, level
);
479 const size_t per_level_array_size
= levels
* sizeof(enum isl_aux_state
*);
481 /* We're going to allocate a single chunk of data for both the per-level
482 * reference array and the arrays of aux_state. This makes cleanup
483 * significantly easier.
485 const size_t total_size
= per_level_array_size
+
486 total_slices
* sizeof(enum isl_aux_state
);
487 void *data
= malloc(total_size
);
491 enum isl_aux_state
**per_level_arr
= data
;
492 enum isl_aux_state
*s
= data
+ per_level_array_size
;
493 for (uint32_t level
= 0; level
< levels
; level
++) {
494 per_level_arr
[level
] = s
;
495 const unsigned level_layers
= brw_get_num_logical_layers(mt
, level
);
496 for (uint32_t a
= 0; a
< level_layers
; a
++)
499 assert((void *)s
== data
+ total_size
);
501 return per_level_arr
;
505 free_aux_state_map(enum isl_aux_state
**state
)
511 need_to_retile_as_linear(struct brw_context
*brw
, unsigned row_pitch
,
512 enum isl_tiling tiling
, unsigned samples
)
517 if (tiling
== ISL_TILING_LINEAR
)
520 /* If the width is much smaller than a tile, don't bother tiling. */
524 if (ALIGN(row_pitch
, 512) >= 32768) {
525 perf_debug("row pitch %u too large to blit, falling back to untiled",
534 need_to_retile_as_x(const struct brw_context
*brw
, uint64_t size
,
535 enum isl_tiling tiling
)
537 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
539 /* If the BO is too large to fit in the aperture, we need to use the
540 * BLT engine to support it. Prior to Sandybridge, the BLT paths can't
541 * handle Y-tiling, so we need to fall back to X.
543 if (devinfo
->gen
< 6 && size
>= brw
->max_gtt_map_object_size
&&
544 tiling
== ISL_TILING_Y0
)
550 static struct intel_mipmap_tree
*
551 make_surface(struct brw_context
*brw
, GLenum target
, mesa_format format
,
552 unsigned first_level
, unsigned last_level
,
553 unsigned width0
, unsigned height0
, unsigned depth0
,
554 unsigned num_samples
, isl_tiling_flags_t tiling_flags
,
555 isl_surf_usage_flags_t isl_usage_flags
, uint32_t alloc_flags
,
556 unsigned row_pitch
, struct brw_bo
*bo
)
558 struct intel_mipmap_tree
*mt
= calloc(sizeof(*mt
), 1);
562 if (!create_mapping_table(target
, first_level
, last_level
, depth0
,
570 if (target
== GL_TEXTURE_CUBE_MAP
||
571 target
== GL_TEXTURE_CUBE_MAP_ARRAY
)
572 isl_usage_flags
|= ISL_SURF_USAGE_CUBE_BIT
;
574 DBG("%s: %s %s %ux %u:%u:%u %d..%d <-- %p\n",
576 _mesa_enum_to_string(target
),
577 _mesa_get_format_name(format
),
578 num_samples
, width0
, height0
, depth0
,
579 first_level
, last_level
, mt
);
581 struct isl_surf_init_info init_info
= {
582 .dim
= get_isl_surf_dim(target
),
583 .format
= translate_tex_format(brw
, format
, false),
586 .depth
= target
== GL_TEXTURE_3D
? depth0
: 1,
587 .levels
= last_level
- first_level
+ 1,
588 .array_len
= target
== GL_TEXTURE_3D
? 1 : depth0
,
589 .samples
= num_samples
,
590 .row_pitch
= row_pitch
,
591 .usage
= isl_usage_flags
,
592 .tiling_flags
= tiling_flags
,
595 if (!isl_surf_init_s(&brw
->isl_dev
, &mt
->surf
, &init_info
))
598 /* Depth surfaces are always Y-tiled and stencil is always W-tiled, although
599 * on gen7 platforms we also need to create Y-tiled copies of stencil for
600 * texturing since the hardware can't sample from W-tiled surfaces. For
601 * everything else, check for corner cases needing special treatment.
603 bool is_depth_stencil
=
604 mt
->surf
.usage
& (ISL_SURF_USAGE_STENCIL_BIT
| ISL_SURF_USAGE_DEPTH_BIT
);
605 if (!is_depth_stencil
) {
606 if (need_to_retile_as_linear(brw
, mt
->surf
.row_pitch
,
607 mt
->surf
.tiling
, mt
->surf
.samples
)) {
608 init_info
.tiling_flags
= 1u << ISL_TILING_LINEAR
;
609 if (!isl_surf_init_s(&brw
->isl_dev
, &mt
->surf
, &init_info
))
611 } else if (need_to_retile_as_x(brw
, mt
->surf
.size
, mt
->surf
.tiling
)) {
612 init_info
.tiling_flags
= 1u << ISL_TILING_X
;
613 if (!isl_surf_init_s(&brw
->isl_dev
, &mt
->surf
, &init_info
))
618 /* In case of linear the buffer gets padded by fixed 64 bytes and therefore
619 * the size may not be multiple of row_pitch.
620 * See isl_apply_surface_padding().
622 if (mt
->surf
.tiling
!= ISL_TILING_LINEAR
)
623 assert(mt
->surf
.size
% mt
->surf
.row_pitch
== 0);
626 mt
->bo
= brw_bo_alloc_tiled(brw
->bufmgr
, "isl-miptree",
628 isl_tiling_to_i915_tiling(
630 mt
->surf
.row_pitch
, alloc_flags
);
637 mt
->first_level
= first_level
;
638 mt
->last_level
= last_level
;
641 mt
->aux_state
= NULL
;
642 mt
->cpp
= isl_format_get_layout(mt
->surf
.format
)->bpb
/ 8;
643 mt
->compressed
= _mesa_is_format_compressed(format
);
644 mt
->drm_modifier
= DRM_FORMAT_MOD_INVALID
;
649 intel_miptree_release(&mt
);
654 make_separate_stencil_surface(struct brw_context
*brw
,
655 struct intel_mipmap_tree
*mt
)
657 mt
->stencil_mt
= make_surface(brw
, mt
->target
, MESA_FORMAT_S_UINT8
,
658 0, mt
->surf
.levels
- 1,
659 mt
->surf
.logical_level0_px
.width
,
660 mt
->surf
.logical_level0_px
.height
,
661 mt
->surf
.dim
== ISL_SURF_DIM_3D
?
662 mt
->surf
.logical_level0_px
.depth
:
663 mt
->surf
.logical_level0_px
.array_len
,
664 mt
->surf
.samples
, ISL_TILING_W_BIT
,
665 ISL_SURF_USAGE_STENCIL_BIT
|
666 ISL_SURF_USAGE_TEXTURE_BIT
,
667 BO_ALLOC_BUSY
, 0, NULL
);
672 mt
->stencil_mt
->r8stencil_needs_update
= true;
677 static struct intel_mipmap_tree
*
678 miptree_create(struct brw_context
*brw
,
687 enum intel_miptree_create_flags flags
)
689 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
691 if (format
== MESA_FORMAT_S_UINT8
)
692 return make_surface(brw
, target
, format
, first_level
, last_level
,
693 width0
, height0
, depth0
, num_samples
,
695 ISL_SURF_USAGE_STENCIL_BIT
|
696 ISL_SURF_USAGE_TEXTURE_BIT
,
701 const GLenum base_format
= _mesa_get_format_base_format(format
);
702 if ((base_format
== GL_DEPTH_COMPONENT
||
703 base_format
== GL_DEPTH_STENCIL
) &&
704 !(flags
& MIPTREE_CREATE_LINEAR
)) {
705 /* Fix up the Z miptree format for how we're splitting out separate
706 * stencil. Gen7 expects there to be no stencil bits in its depth buffer.
708 const mesa_format depth_only_format
=
709 intel_depth_format_for_depthstencil_format(format
);
710 struct intel_mipmap_tree
*mt
= make_surface(
711 brw
, target
, devinfo
->gen
>= 6 ? depth_only_format
: format
,
712 first_level
, last_level
,
713 width0
, height0
, depth0
, num_samples
, ISL_TILING_Y0_BIT
,
714 ISL_SURF_USAGE_DEPTH_BIT
| ISL_SURF_USAGE_TEXTURE_BIT
,
715 BO_ALLOC_BUSY
, 0, NULL
);
717 if (needs_separate_stencil(brw
, mt
, format
) &&
718 !make_separate_stencil_surface(brw
, mt
)) {
719 intel_miptree_release(&mt
);
723 if (!(flags
& MIPTREE_CREATE_NO_AUX
))
724 intel_miptree_choose_aux_usage(brw
, mt
);
729 mesa_format tex_format
= format
;
730 mesa_format etc_format
= MESA_FORMAT_NONE
;
731 uint32_t alloc_flags
= 0;
733 format
= intel_lower_compressed_format(brw
, format
);
735 etc_format
= (format
!= tex_format
) ? tex_format
: MESA_FORMAT_NONE
;
737 if (flags
& MIPTREE_CREATE_BUSY
)
738 alloc_flags
|= BO_ALLOC_BUSY
;
740 isl_tiling_flags_t tiling_flags
= (flags
& MIPTREE_CREATE_LINEAR
) ?
741 ISL_TILING_LINEAR_BIT
: ISL_TILING_ANY_MASK
;
743 /* TODO: This used to be because there wasn't BLORP to handle Y-tiling. */
744 if (devinfo
->gen
< 6)
745 tiling_flags
&= ~ISL_TILING_Y0_BIT
;
747 struct intel_mipmap_tree
*mt
= make_surface(
749 first_level
, last_level
,
750 width0
, height0
, depth0
,
751 num_samples
, tiling_flags
,
752 ISL_SURF_USAGE_RENDER_TARGET_BIT
|
753 ISL_SURF_USAGE_TEXTURE_BIT
,
754 alloc_flags
, 0, NULL
);
758 mt
->etc_format
= etc_format
;
760 if (!(flags
& MIPTREE_CREATE_NO_AUX
))
761 intel_miptree_choose_aux_usage(brw
, mt
);
766 struct intel_mipmap_tree
*
767 intel_miptree_create(struct brw_context
*brw
,
776 enum intel_miptree_create_flags flags
)
778 assert(num_samples
> 0);
780 struct intel_mipmap_tree
*mt
= miptree_create(
782 first_level
, last_level
,
783 width0
, height0
, depth0
, num_samples
,
790 if (!intel_miptree_alloc_aux(brw
, mt
)) {
791 intel_miptree_release(&mt
);
798 struct intel_mipmap_tree
*
799 intel_miptree_create_for_bo(struct brw_context
*brw
,
807 enum isl_tiling tiling
,
808 enum intel_miptree_create_flags flags
)
810 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
811 struct intel_mipmap_tree
*mt
;
812 const GLenum target
= depth
> 1 ? GL_TEXTURE_2D_ARRAY
: GL_TEXTURE_2D
;
813 const GLenum base_format
= _mesa_get_format_base_format(format
);
815 if ((base_format
== GL_DEPTH_COMPONENT
||
816 base_format
== GL_DEPTH_STENCIL
)) {
817 const mesa_format depth_only_format
=
818 intel_depth_format_for_depthstencil_format(format
);
819 mt
= make_surface(brw
, target
,
820 devinfo
->gen
>= 6 ? depth_only_format
: format
,
821 0, 0, width
, height
, depth
, 1, ISL_TILING_Y0_BIT
,
822 ISL_SURF_USAGE_DEPTH_BIT
| ISL_SURF_USAGE_TEXTURE_BIT
,
823 BO_ALLOC_BUSY
, pitch
, bo
);
827 brw_bo_reference(bo
);
829 if (!(flags
& MIPTREE_CREATE_NO_AUX
))
830 intel_miptree_choose_aux_usage(brw
, mt
);
833 } else if (format
== MESA_FORMAT_S_UINT8
) {
834 mt
= make_surface(brw
, target
, MESA_FORMAT_S_UINT8
,
835 0, 0, width
, height
, depth
, 1,
837 ISL_SURF_USAGE_STENCIL_BIT
|
838 ISL_SURF_USAGE_TEXTURE_BIT
,
839 BO_ALLOC_BUSY
, pitch
, bo
);
843 assert(bo
->size
>= mt
->surf
.size
);
845 brw_bo_reference(bo
);
849 /* Nothing will be able to use this miptree with the BO if the offset isn't
852 if (tiling
!= ISL_TILING_LINEAR
)
853 assert(offset
% 4096 == 0);
855 /* miptrees can't handle negative pitch. If you need flipping of images,
856 * that's outside of the scope of the mt.
860 /* The BO already has a tiling format and we shouldn't confuse the lower
861 * layers by making it try to find a tiling format again.
863 assert((flags
& MIPTREE_CREATE_LINEAR
) == 0);
865 mt
= make_surface(brw
, target
, format
,
866 0, 0, width
, height
, depth
, 1,
868 ISL_SURF_USAGE_RENDER_TARGET_BIT
|
869 ISL_SURF_USAGE_TEXTURE_BIT
,
874 brw_bo_reference(bo
);
878 if (!(flags
& MIPTREE_CREATE_NO_AUX
)) {
879 intel_miptree_choose_aux_usage(brw
, mt
);
881 if (!intel_miptree_alloc_aux(brw
, mt
)) {
882 intel_miptree_release(&mt
);
890 static struct intel_mipmap_tree
*
891 miptree_create_for_planar_image(struct brw_context
*brw
,
892 __DRIimage
*image
, GLenum target
,
893 enum isl_tiling tiling
)
895 const struct intel_image_format
*f
= image
->planar_format
;
896 struct intel_mipmap_tree
*planar_mt
= NULL
;
898 for (int i
= 0; i
< f
->nplanes
; i
++) {
899 const int index
= f
->planes
[i
].buffer_index
;
900 const uint32_t dri_format
= f
->planes
[i
].dri_format
;
901 const mesa_format format
= driImageFormatToGLFormat(dri_format
);
902 const uint32_t width
= image
->width
>> f
->planes
[i
].width_shift
;
903 const uint32_t height
= image
->height
>> f
->planes
[i
].height_shift
;
905 /* Disable creation of the texture's aux buffers because the driver
906 * exposes no EGL API to manage them. That is, there is no API for
907 * resolving the aux buffer's content to the main buffer nor for
908 * invalidating the aux buffer's content.
910 struct intel_mipmap_tree
*mt
=
911 intel_miptree_create_for_bo(brw
, image
->bo
, format
,
912 image
->offsets
[index
],
914 image
->strides
[index
],
916 MIPTREE_CREATE_NO_AUX
);
925 planar_mt
->plane
[i
- 1] = mt
;
928 planar_mt
->drm_modifier
= image
->modifier
;
934 create_ccs_buf_for_image(struct brw_context
*brw
,
936 struct intel_mipmap_tree
*mt
,
937 enum isl_aux_state initial_state
)
939 struct isl_surf temp_ccs_surf
;
941 /* CCS is only supported for very simple miptrees */
942 assert(image
->aux_offset
!= 0 && image
->aux_pitch
!= 0);
943 assert(image
->tile_x
== 0 && image
->tile_y
== 0);
944 assert(mt
->surf
.samples
== 1);
945 assert(mt
->surf
.levels
== 1);
946 assert(mt
->surf
.logical_level0_px
.depth
== 1);
947 assert(mt
->surf
.logical_level0_px
.array_len
== 1);
948 assert(mt
->first_level
== 0);
949 assert(mt
->last_level
== 0);
951 /* We shouldn't already have a CCS */
952 assert(!mt
->mcs_buf
);
954 if (!isl_surf_get_ccs_surf(&brw
->isl_dev
, &mt
->surf
, &temp_ccs_surf
,
958 assert(image
->aux_offset
< image
->bo
->size
);
959 assert(temp_ccs_surf
.size
<= image
->bo
->size
- image
->aux_offset
);
961 mt
->mcs_buf
= calloc(sizeof(*mt
->mcs_buf
), 1);
962 if (mt
->mcs_buf
== NULL
)
965 mt
->aux_state
= create_aux_state_map(mt
, initial_state
);
966 if (!mt
->aux_state
) {
972 mt
->mcs_buf
->bo
= image
->bo
;
973 brw_bo_reference(image
->bo
);
975 mt
->mcs_buf
->offset
= image
->aux_offset
;
976 mt
->mcs_buf
->size
= image
->bo
->size
- image
->aux_offset
;
977 mt
->mcs_buf
->pitch
= image
->aux_pitch
;
978 mt
->mcs_buf
->qpitch
= 0;
979 mt
->mcs_buf
->surf
= temp_ccs_surf
;
984 struct intel_mipmap_tree
*
985 intel_miptree_create_for_dri_image(struct brw_context
*brw
,
986 __DRIimage
*image
, GLenum target
,
988 bool is_winsys_image
)
990 uint32_t bo_tiling
, bo_swizzle
;
991 brw_bo_get_tiling(image
->bo
, &bo_tiling
, &bo_swizzle
);
993 const struct isl_drm_modifier_info
*mod_info
=
994 isl_drm_modifier_get_info(image
->modifier
);
996 const enum isl_tiling tiling
=
997 mod_info
? mod_info
->tiling
: isl_tiling_from_i915_tiling(bo_tiling
);
999 if (image
->planar_format
&& image
->planar_format
->nplanes
> 1)
1000 return miptree_create_for_planar_image(brw
, image
, target
, tiling
);
1002 if (image
->planar_format
)
1003 assert(image
->planar_format
->planes
[0].dri_format
== image
->dri_format
);
1005 if (!brw
->ctx
.TextureFormatSupported
[format
]) {
1006 /* The texture storage paths in core Mesa detect if the driver does not
1007 * support the user-requested format, and then searches for a
1008 * fallback format. The DRIimage code bypasses core Mesa, though. So we
1009 * do the fallbacks here for important formats.
1011 * We must support DRM_FOURCC_XBGR8888 textures because the Android
1012 * framework produces HAL_PIXEL_FORMAT_RGBX8888 winsys surfaces, which
1013 * the Chrome OS compositor consumes as dma_buf EGLImages.
1015 format
= _mesa_format_fallback_rgbx_to_rgba(format
);
1018 if (!brw
->ctx
.TextureFormatSupported
[format
])
1021 enum intel_miptree_create_flags mt_create_flags
= 0;
1023 /* If this image comes in from a window system, we have different
1024 * requirements than if it comes in via an EGL import operation. Window
1025 * system images can use any form of auxiliary compression we wish because
1026 * they get "flushed" before being handed off to the window system and we
1027 * have the opportunity to do resolves. Non window-system images, on the
1028 * other hand, have no resolve point so we can't have aux without a
1031 if (!is_winsys_image
)
1032 mt_create_flags
|= MIPTREE_CREATE_NO_AUX
;
1034 /* If we have a modifier which specifies aux, don't create one yet */
1035 if (mod_info
&& mod_info
->aux_usage
!= ISL_AUX_USAGE_NONE
)
1036 mt_create_flags
|= MIPTREE_CREATE_NO_AUX
;
1038 /* Disable creation of the texture's aux buffers because the driver exposes
1039 * no EGL API to manage them. That is, there is no API for resolving the aux
1040 * buffer's content to the main buffer nor for invalidating the aux buffer's
1043 struct intel_mipmap_tree
*mt
=
1044 intel_miptree_create_for_bo(brw
, image
->bo
, format
,
1045 image
->offset
, image
->width
, image
->height
, 1,
1046 image
->pitch
, tiling
, mt_create_flags
);
1050 mt
->target
= target
;
1051 mt
->level
[0].level_x
= image
->tile_x
;
1052 mt
->level
[0].level_y
= image
->tile_y
;
1053 mt
->drm_modifier
= image
->modifier
;
1055 /* From "OES_EGL_image" error reporting. We report GL_INVALID_OPERATION
1056 * for EGL images from non-tile aligned sufaces in gen4 hw and earlier which has
1057 * trouble resolving back to destination image due to alignment issues.
1059 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
1060 if (!devinfo
->has_surface_tile_offset
) {
1061 uint32_t draw_x
, draw_y
;
1062 intel_miptree_get_tile_offsets(mt
, 0, 0, &draw_x
, &draw_y
);
1064 if (draw_x
!= 0 || draw_y
!= 0) {
1065 _mesa_error(&brw
->ctx
, GL_INVALID_OPERATION
, __func__
);
1066 intel_miptree_release(&mt
);
1071 if (mod_info
&& mod_info
->aux_usage
!= ISL_AUX_USAGE_NONE
) {
1072 assert(mod_info
->aux_usage
== ISL_AUX_USAGE_CCS_E
);
1074 mt
->aux_usage
= mod_info
->aux_usage
;
1075 /* If we are a window system buffer, then we can support fast-clears
1076 * even if the modifier doesn't support them by doing a partial resolve
1077 * as part of the flush operation.
1079 mt
->supports_fast_clear
=
1080 is_winsys_image
|| mod_info
->supports_clear_color
;
1082 /* We don't know the actual state of the surface when we get it but we
1083 * can make a pretty good guess based on the modifier. What we do know
1084 * for sure is that it isn't in the AUX_INVALID state, so we just assume
1085 * a worst case of compression.
1087 enum isl_aux_state initial_state
=
1088 isl_drm_modifier_get_default_aux_state(image
->modifier
);
1090 if (!create_ccs_buf_for_image(brw
, image
, mt
, initial_state
)) {
1091 intel_miptree_release(&mt
);
1096 /* Don't assume coherency for imported EGLimages. We don't know what
1097 * external clients are going to do with it. They may scan it out.
1099 image
->bo
->cache_coherent
= false;
1105 * For a singlesample renderbuffer, this simply wraps the given BO with a
1108 * For a multisample renderbuffer, this wraps the window system's
1109 * (singlesample) BO with a singlesample miptree attached to the
1110 * intel_renderbuffer, then creates a multisample miptree attached to irb->mt
1111 * that will contain the actual rendering (which is lazily resolved to
1112 * irb->singlesample_mt).
1115 intel_update_winsys_renderbuffer_miptree(struct brw_context
*intel
,
1116 struct intel_renderbuffer
*irb
,
1117 struct intel_mipmap_tree
*singlesample_mt
,
1118 uint32_t width
, uint32_t height
,
1121 struct intel_mipmap_tree
*multisample_mt
= NULL
;
1122 struct gl_renderbuffer
*rb
= &irb
->Base
.Base
;
1123 mesa_format format
= rb
->Format
;
1124 const unsigned num_samples
= MAX2(rb
->NumSamples
, 1);
1126 /* Only the front and back buffers, which are color buffers, are allocated
1127 * through the image loader.
1129 assert(_mesa_get_format_base_format(format
) == GL_RGB
||
1130 _mesa_get_format_base_format(format
) == GL_RGBA
);
1132 assert(singlesample_mt
);
1134 if (num_samples
== 1) {
1135 intel_miptree_release(&irb
->mt
);
1136 irb
->mt
= singlesample_mt
;
1138 assert(!irb
->singlesample_mt
);
1140 intel_miptree_release(&irb
->singlesample_mt
);
1141 irb
->singlesample_mt
= singlesample_mt
;
1144 irb
->mt
->surf
.logical_level0_px
.width
!= width
||
1145 irb
->mt
->surf
.logical_level0_px
.height
!= height
) {
1146 multisample_mt
= intel_miptree_create_for_renderbuffer(intel
,
1151 if (!multisample_mt
)
1154 irb
->need_downsample
= false;
1155 intel_miptree_release(&irb
->mt
);
1156 irb
->mt
= multisample_mt
;
1162 intel_miptree_release(&irb
->mt
);
1166 struct intel_mipmap_tree
*
1167 intel_miptree_create_for_renderbuffer(struct brw_context
*brw
,
1171 uint32_t num_samples
)
1173 struct intel_mipmap_tree
*mt
;
1175 GLenum target
= num_samples
> 1 ? GL_TEXTURE_2D_MULTISAMPLE
: GL_TEXTURE_2D
;
1177 mt
= intel_miptree_create(brw
, target
, format
, 0, 0,
1178 width
, height
, depth
, num_samples
,
1179 MIPTREE_CREATE_BUSY
);
1186 intel_miptree_release(&mt
);
1191 intel_miptree_reference(struct intel_mipmap_tree
**dst
,
1192 struct intel_mipmap_tree
*src
)
1197 intel_miptree_release(dst
);
1201 DBG("%s %p refcount now %d\n", __func__
, src
, src
->refcount
);
1208 intel_miptree_aux_buffer_free(struct intel_miptree_aux_buffer
*aux_buf
)
1210 if (aux_buf
== NULL
)
1213 brw_bo_unreference(aux_buf
->bo
);
1219 intel_miptree_release(struct intel_mipmap_tree
**mt
)
1224 DBG("%s %p refcount will be %d\n", __func__
, *mt
, (*mt
)->refcount
- 1);
1225 if (--(*mt
)->refcount
<= 0) {
1228 DBG("%s deleting %p\n", __func__
, *mt
);
1230 brw_bo_unreference((*mt
)->bo
);
1231 intel_miptree_release(&(*mt
)->stencil_mt
);
1232 intel_miptree_release(&(*mt
)->r8stencil_mt
);
1233 intel_miptree_aux_buffer_free((*mt
)->hiz_buf
);
1234 intel_miptree_aux_buffer_free((*mt
)->mcs_buf
);
1235 free_aux_state_map((*mt
)->aux_state
);
1237 intel_miptree_release(&(*mt
)->plane
[0]);
1238 intel_miptree_release(&(*mt
)->plane
[1]);
1240 for (i
= 0; i
< MAX_TEXTURE_LEVELS
; i
++) {
1241 free((*mt
)->level
[i
].slice
);
1251 intel_get_image_dims(struct gl_texture_image
*image
,
1252 int *width
, int *height
, int *depth
)
1254 switch (image
->TexObject
->Target
) {
1255 case GL_TEXTURE_1D_ARRAY
:
1256 /* For a 1D Array texture the OpenGL API will treat the image height as
1257 * the number of array slices. For Intel hardware, we treat the 1D array
1258 * as a 2D Array with a height of 1. So, here we want to swap image
1261 assert(image
->Depth
== 1);
1262 *width
= image
->Width
;
1264 *depth
= image
->Height
;
1266 case GL_TEXTURE_CUBE_MAP
:
1267 /* For Cube maps, the mesa/main api layer gives us a depth of 1 even
1268 * though we really have 6 slices.
1270 assert(image
->Depth
== 1);
1271 *width
= image
->Width
;
1272 *height
= image
->Height
;
1276 *width
= image
->Width
;
1277 *height
= image
->Height
;
1278 *depth
= image
->Depth
;
1284 * Can the image be pulled into a unified mipmap tree? This mirrors
1285 * the completeness test in a lot of ways.
1287 * Not sure whether I want to pass gl_texture_image here.
1290 intel_miptree_match_image(struct intel_mipmap_tree
*mt
,
1291 struct gl_texture_image
*image
)
1293 struct intel_texture_image
*intelImage
= intel_texture_image(image
);
1294 GLuint level
= intelImage
->base
.Base
.Level
;
1295 int width
, height
, depth
;
1297 /* glTexImage* choose the texture object based on the target passed in, and
1298 * objects can't change targets over their lifetimes, so this should be
1301 assert(image
->TexObject
->Target
== mt
->target
);
1303 mesa_format mt_format
= mt
->format
;
1304 if (mt
->format
== MESA_FORMAT_Z24_UNORM_X8_UINT
&& mt
->stencil_mt
)
1305 mt_format
= MESA_FORMAT_Z24_UNORM_S8_UINT
;
1306 if (mt
->format
== MESA_FORMAT_Z_FLOAT32
&& mt
->stencil_mt
)
1307 mt_format
= MESA_FORMAT_Z32_FLOAT_S8X24_UINT
;
1308 if (mt
->etc_format
!= MESA_FORMAT_NONE
)
1309 mt_format
= mt
->etc_format
;
1311 if (image
->TexFormat
!= mt_format
)
1314 intel_get_image_dims(image
, &width
, &height
, &depth
);
1316 if (mt
->target
== GL_TEXTURE_CUBE_MAP
)
1319 if (level
>= mt
->surf
.levels
)
1322 const unsigned level_depth
=
1323 mt
->surf
.dim
== ISL_SURF_DIM_3D
?
1324 minify(mt
->surf
.logical_level0_px
.depth
, level
) :
1325 mt
->surf
.logical_level0_px
.array_len
;
1327 return width
== minify(mt
->surf
.logical_level0_px
.width
, level
) &&
1328 height
== minify(mt
->surf
.logical_level0_px
.height
, level
) &&
1329 depth
== level_depth
&&
1330 MAX2(image
->NumSamples
, 1) == mt
->surf
.samples
;
1334 intel_miptree_get_image_offset(const struct intel_mipmap_tree
*mt
,
1335 GLuint level
, GLuint slice
,
1336 GLuint
*x
, GLuint
*y
)
1338 if (level
== 0 && slice
== 0) {
1339 *x
= mt
->level
[0].level_x
;
1340 *y
= mt
->level
[0].level_y
;
1344 uint32_t x_offset_sa
, y_offset_sa
;
1346 /* Miptree itself can have an offset only if it represents a single
1347 * slice in an imported buffer object.
1348 * See intel_miptree_create_for_dri_image().
1350 assert(mt
->level
[0].level_x
== 0);
1351 assert(mt
->level
[0].level_y
== 0);
1353 /* Given level is relative to level zero while the miptree may be
1354 * represent just a subset of all levels starting from 'first_level'.
1356 assert(level
>= mt
->first_level
);
1357 level
-= mt
->first_level
;
1359 const unsigned z
= mt
->surf
.dim
== ISL_SURF_DIM_3D
? slice
: 0;
1360 slice
= mt
->surf
.dim
== ISL_SURF_DIM_3D
? 0 : slice
;
1361 isl_surf_get_image_offset_el(&mt
->surf
, level
, slice
, z
,
1362 &x_offset_sa
, &y_offset_sa
);
1370 * This function computes the tile_w (in bytes) and tile_h (in rows) of
1371 * different tiling patterns. If the BO is untiled, tile_w is set to cpp
1372 * and tile_h is set to 1.
1375 intel_get_tile_dims(enum isl_tiling tiling
, uint32_t cpp
,
1376 uint32_t *tile_w
, uint32_t *tile_h
)
1387 case ISL_TILING_LINEAR
:
1392 unreachable("not reached");
1398 * This function computes masks that may be used to select the bits of the X
1399 * and Y coordinates that indicate the offset within a tile. If the BO is
1400 * untiled, the masks are set to 0.
1403 intel_get_tile_masks(enum isl_tiling tiling
, uint32_t cpp
,
1404 uint32_t *mask_x
, uint32_t *mask_y
)
1406 uint32_t tile_w_bytes
, tile_h
;
1408 intel_get_tile_dims(tiling
, cpp
, &tile_w_bytes
, &tile_h
);
1410 *mask_x
= tile_w_bytes
/ cpp
- 1;
1411 *mask_y
= tile_h
- 1;
1415 * Compute the offset (in bytes) from the start of the BO to the given x
1416 * and y coordinate. For tiled BOs, caller must ensure that x and y are
1417 * multiples of the tile size.
1420 intel_miptree_get_aligned_offset(const struct intel_mipmap_tree
*mt
,
1421 uint32_t x
, uint32_t y
)
1424 uint32_t pitch
= mt
->surf
.row_pitch
;
1426 switch (mt
->surf
.tiling
) {
1428 unreachable("not reached");
1429 case ISL_TILING_LINEAR
:
1430 return y
* pitch
+ x
* cpp
;
1432 assert((x
% (512 / cpp
)) == 0);
1433 assert((y
% 8) == 0);
1434 return y
* pitch
+ x
/ (512 / cpp
) * 4096;
1436 assert((x
% (128 / cpp
)) == 0);
1437 assert((y
% 32) == 0);
1438 return y
* pitch
+ x
/ (128 / cpp
) * 4096;
1443 * Rendering with tiled buffers requires that the base address of the buffer
1444 * be aligned to a page boundary. For renderbuffers, and sometimes with
1445 * textures, we may want the surface to point at a texture image level that
1446 * isn't at a page boundary.
1448 * This function returns an appropriately-aligned base offset
1449 * according to the tiling restrictions, plus any required x/y offset
1453 intel_miptree_get_tile_offsets(const struct intel_mipmap_tree
*mt
,
1454 GLuint level
, GLuint slice
,
1459 uint32_t mask_x
, mask_y
;
1461 intel_get_tile_masks(mt
->surf
.tiling
, mt
->cpp
, &mask_x
, &mask_y
);
1462 intel_miptree_get_image_offset(mt
, level
, slice
, &x
, &y
);
1464 *tile_x
= x
& mask_x
;
1465 *tile_y
= y
& mask_y
;
1467 return intel_miptree_get_aligned_offset(mt
, x
& ~mask_x
, y
& ~mask_y
);
1471 intel_miptree_copy_slice_sw(struct brw_context
*brw
,
1472 struct intel_mipmap_tree
*src_mt
,
1473 unsigned src_level
, unsigned src_layer
,
1474 struct intel_mipmap_tree
*dst_mt
,
1475 unsigned dst_level
, unsigned dst_layer
,
1476 unsigned width
, unsigned height
)
1479 ptrdiff_t src_stride
, dst_stride
;
1480 const unsigned cpp
= (isl_format_get_layout(dst_mt
->surf
.format
)->bpb
/ 8);
1482 intel_miptree_map(brw
, src_mt
,
1483 src_level
, src_layer
,
1486 GL_MAP_READ_BIT
| BRW_MAP_DIRECT_BIT
,
1489 intel_miptree_map(brw
, dst_mt
,
1490 dst_level
, dst_layer
,
1493 GL_MAP_WRITE_BIT
| GL_MAP_INVALIDATE_RANGE_BIT
|
1497 DBG("sw blit %s mt %p %p/%"PRIdPTR
" -> %s mt %p %p/%"PRIdPTR
" (%dx%d)\n",
1498 _mesa_get_format_name(src_mt
->format
),
1499 src_mt
, src
, src_stride
,
1500 _mesa_get_format_name(dst_mt
->format
),
1501 dst_mt
, dst
, dst_stride
,
1504 int row_size
= cpp
* width
;
1505 if (src_stride
== row_size
&&
1506 dst_stride
== row_size
) {
1507 memcpy(dst
, src
, row_size
* height
);
1509 for (int i
= 0; i
< height
; i
++) {
1510 memcpy(dst
, src
, row_size
);
1516 intel_miptree_unmap(brw
, dst_mt
, dst_level
, dst_layer
);
1517 intel_miptree_unmap(brw
, src_mt
, src_level
, src_layer
);
1519 /* Don't forget to copy the stencil data over, too. We could have skipped
1520 * passing BRW_MAP_DIRECT_BIT, but that would have meant intel_miptree_map
1521 * shuffling the two data sources in/out of temporary storage instead of
1522 * the direct mapping we get this way.
1524 if (dst_mt
->stencil_mt
) {
1525 assert(src_mt
->stencil_mt
);
1526 intel_miptree_copy_slice_sw(brw
,
1527 src_mt
->stencil_mt
, src_level
, src_layer
,
1528 dst_mt
->stencil_mt
, dst_level
, dst_layer
,
1534 intel_miptree_copy_slice(struct brw_context
*brw
,
1535 struct intel_mipmap_tree
*src_mt
,
1536 unsigned src_level
, unsigned src_layer
,
1537 struct intel_mipmap_tree
*dst_mt
,
1538 unsigned dst_level
, unsigned dst_layer
)
1541 mesa_format format
= src_mt
->format
;
1542 unsigned width
= minify(src_mt
->surf
.phys_level0_sa
.width
,
1543 src_level
- src_mt
->first_level
);
1544 unsigned height
= minify(src_mt
->surf
.phys_level0_sa
.height
,
1545 src_level
- src_mt
->first_level
);
1547 assert(src_layer
< get_num_phys_layers(&src_mt
->surf
,
1548 src_level
- src_mt
->first_level
));
1550 assert(src_mt
->format
== dst_mt
->format
);
1552 if (dst_mt
->compressed
) {
1554 _mesa_get_format_block_size(dst_mt
->format
, &i
, &j
);
1555 height
= ALIGN_NPOT(height
, j
) / j
;
1556 width
= ALIGN_NPOT(width
, i
) / i
;
1559 /* If it's a packed depth/stencil buffer with separate stencil, the blit
1560 * below won't apply since we can't do the depth's Y tiling or the
1561 * stencil's W tiling in the blitter.
1563 if (src_mt
->stencil_mt
) {
1564 intel_miptree_copy_slice_sw(brw
,
1565 src_mt
, src_level
, src_layer
,
1566 dst_mt
, dst_level
, dst_layer
,
1571 uint32_t dst_x
, dst_y
, src_x
, src_y
;
1572 intel_miptree_get_image_offset(dst_mt
, dst_level
, dst_layer
,
1574 intel_miptree_get_image_offset(src_mt
, src_level
, src_layer
,
1577 DBG("validate blit mt %s %p %d,%d/%d -> mt %s %p %d,%d/%d (%dx%d)\n",
1578 _mesa_get_format_name(src_mt
->format
),
1579 src_mt
, src_x
, src_y
, src_mt
->surf
.row_pitch
,
1580 _mesa_get_format_name(dst_mt
->format
),
1581 dst_mt
, dst_x
, dst_y
, dst_mt
->surf
.row_pitch
,
1584 if (!intel_miptree_blit(brw
,
1585 src_mt
, src_level
, src_layer
, 0, 0, false,
1586 dst_mt
, dst_level
, dst_layer
, 0, 0, false,
1587 width
, height
, GL_COPY
)) {
1588 perf_debug("miptree validate blit for %s failed\n",
1589 _mesa_get_format_name(format
));
1591 intel_miptree_copy_slice_sw(brw
,
1592 src_mt
, src_level
, src_layer
,
1593 dst_mt
, dst_level
, dst_layer
,
1599 * Copies the image's current data to the given miptree, and associates that
1600 * miptree with the image.
1603 intel_miptree_copy_teximage(struct brw_context
*brw
,
1604 struct intel_texture_image
*intelImage
,
1605 struct intel_mipmap_tree
*dst_mt
)
1607 struct intel_mipmap_tree
*src_mt
= intelImage
->mt
;
1608 struct intel_texture_object
*intel_obj
=
1609 intel_texture_object(intelImage
->base
.Base
.TexObject
);
1610 int level
= intelImage
->base
.Base
.Level
;
1611 const unsigned face
= intelImage
->base
.Base
.Face
;
1612 unsigned start_layer
, end_layer
;
1614 if (intel_obj
->base
.Target
== GL_TEXTURE_1D_ARRAY
) {
1616 assert(intelImage
->base
.Base
.Height
);
1618 end_layer
= intelImage
->base
.Base
.Height
- 1;
1619 } else if (face
> 0) {
1623 assert(intelImage
->base
.Base
.Depth
);
1625 end_layer
= intelImage
->base
.Base
.Depth
- 1;
1628 for (unsigned i
= start_layer
; i
<= end_layer
; i
++) {
1629 intel_miptree_copy_slice(brw
,
1634 intel_miptree_reference(&intelImage
->mt
, dst_mt
);
1635 intel_obj
->needs_validate
= true;
1639 intel_miptree_init_mcs(struct brw_context
*brw
,
1640 struct intel_mipmap_tree
*mt
,
1643 assert(mt
->mcs_buf
!= NULL
);
1645 /* From the Ivy Bridge PRM, Vol 2 Part 1 p326:
1647 * When MCS buffer is enabled and bound to MSRT, it is required that it
1648 * is cleared prior to any rendering.
1650 * Since we don't use the MCS buffer for any purpose other than rendering,
1651 * it makes sense to just clear it immediately upon allocation.
1653 * Note: the clear value for MCS buffers is all 1's, so we memset to 0xff.
1655 void *map
= brw_bo_map(brw
, mt
->mcs_buf
->bo
, MAP_WRITE
);
1656 if (unlikely(map
== NULL
)) {
1657 fprintf(stderr
, "Failed to map mcs buffer into GTT\n");
1658 brw_bo_unreference(mt
->mcs_buf
->bo
);
1663 memset(data
, init_value
, mt
->mcs_buf
->size
);
1664 brw_bo_unmap(mt
->mcs_buf
->bo
);
1667 static struct intel_miptree_aux_buffer
*
1668 intel_alloc_aux_buffer(struct brw_context
*brw
,
1670 const struct isl_surf
*aux_surf
,
1671 uint32_t alloc_flags
,
1672 struct intel_mipmap_tree
*mt
)
1674 struct intel_miptree_aux_buffer
*buf
= calloc(sizeof(*buf
), 1);
1678 buf
->size
= aux_surf
->size
;
1679 buf
->pitch
= aux_surf
->row_pitch
;
1680 buf
->qpitch
= isl_surf_get_array_pitch_sa_rows(aux_surf
);
1682 /* ISL has stricter set of alignment rules then the drm allocator.
1683 * Therefore one can pass the ISL dimensions in terms of bytes instead of
1684 * trying to recalculate based on different format block sizes.
1686 buf
->bo
= brw_bo_alloc_tiled(brw
->bufmgr
, name
, buf
->size
,
1687 I915_TILING_Y
, buf
->pitch
, alloc_flags
);
1693 buf
->surf
= *aux_surf
;
1699 intel_miptree_alloc_mcs(struct brw_context
*brw
,
1700 struct intel_mipmap_tree
*mt
,
1703 assert(brw
->screen
->devinfo
.gen
>= 7); /* MCS only used on Gen7+ */
1704 assert(mt
->mcs_buf
== NULL
);
1705 assert(mt
->aux_usage
== ISL_AUX_USAGE_MCS
);
1707 /* Multisampled miptrees are only supported for single level. */
1708 assert(mt
->first_level
== 0);
1709 enum isl_aux_state
**aux_state
=
1710 create_aux_state_map(mt
, ISL_AUX_STATE_CLEAR
);
1714 struct isl_surf temp_mcs_surf
;
1716 MAYBE_UNUSED
bool ok
=
1717 isl_surf_get_mcs_surf(&brw
->isl_dev
, &mt
->surf
, &temp_mcs_surf
);
1720 /* Buffer needs to be initialised requiring the buffer to be immediately
1721 * mapped to cpu space for writing. Therefore do not use the gpu access
1722 * flag which can cause an unnecessary delay if the backing pages happened
1723 * to be just used by the GPU.
1725 const uint32_t alloc_flags
= 0;
1726 mt
->mcs_buf
= intel_alloc_aux_buffer(brw
, "mcs-miptree",
1727 &temp_mcs_surf
, alloc_flags
, mt
);
1733 mt
->aux_state
= aux_state
;
1735 intel_miptree_init_mcs(brw
, mt
, 0xFF);
1741 intel_miptree_alloc_ccs(struct brw_context
*brw
,
1742 struct intel_mipmap_tree
*mt
)
1744 assert(mt
->mcs_buf
== NULL
);
1745 assert(mt
->aux_usage
== ISL_AUX_USAGE_CCS_E
||
1746 mt
->aux_usage
== ISL_AUX_USAGE_CCS_D
);
1748 struct isl_surf temp_ccs_surf
;
1750 if (!isl_surf_get_ccs_surf(&brw
->isl_dev
, &mt
->surf
, &temp_ccs_surf
, 0))
1753 assert(temp_ccs_surf
.size
&&
1754 (temp_ccs_surf
.size
% temp_ccs_surf
.row_pitch
== 0));
1756 enum isl_aux_state
**aux_state
=
1757 create_aux_state_map(mt
, ISL_AUX_STATE_PASS_THROUGH
);
1761 /* When CCS_E is used, we need to ensure that the CCS starts off in a valid
1762 * state. From the Sky Lake PRM, "MCS Buffer for Render Target(s)":
1764 * "If Software wants to enable Color Compression without Fast clear,
1765 * Software needs to initialize MCS with zeros."
1767 * A CCS value of 0 indicates that the corresponding block is in the
1768 * pass-through state which is what we want.
1770 * For CCS_D, on the other hand, we don't care as we're about to perform a
1771 * fast-clear operation. In that case, being hot in caches more useful.
1773 const uint32_t alloc_flags
= mt
->aux_usage
== ISL_AUX_USAGE_CCS_E
?
1774 BO_ALLOC_ZEROED
: BO_ALLOC_BUSY
;
1775 mt
->mcs_buf
= intel_alloc_aux_buffer(brw
, "ccs-miptree",
1776 &temp_ccs_surf
, alloc_flags
, mt
);
1782 mt
->aux_state
= aux_state
;
1788 * Helper for intel_miptree_alloc_hiz() that sets
1789 * \c mt->level[level].has_hiz. Return true if and only if
1790 * \c has_hiz was set.
1793 intel_miptree_level_enable_hiz(struct brw_context
*brw
,
1794 struct intel_mipmap_tree
*mt
,
1797 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
1799 assert(mt
->hiz_buf
);
1800 assert(mt
->surf
.size
> 0);
1802 if (devinfo
->gen
>= 8 || devinfo
->is_haswell
) {
1803 uint32_t width
= minify(mt
->surf
.phys_level0_sa
.width
, level
);
1804 uint32_t height
= minify(mt
->surf
.phys_level0_sa
.height
, level
);
1806 /* Disable HiZ for LOD > 0 unless the width is 8 aligned
1807 * and the height is 4 aligned. This allows our HiZ support
1808 * to fulfill Haswell restrictions for HiZ ops. For LOD == 0,
1809 * we can grow the width & height to allow the HiZ op to
1810 * force the proper size alignments.
1812 if (level
> 0 && ((width
& 7) || (height
& 3))) {
1813 DBG("mt %p level %d: HiZ DISABLED\n", mt
, level
);
1818 DBG("mt %p level %d: HiZ enabled\n", mt
, level
);
1819 mt
->level
[level
].has_hiz
= true;
1824 intel_miptree_alloc_hiz(struct brw_context
*brw
,
1825 struct intel_mipmap_tree
*mt
)
1827 assert(mt
->hiz_buf
== NULL
);
1828 assert(mt
->aux_usage
== ISL_AUX_USAGE_HIZ
);
1830 enum isl_aux_state
**aux_state
=
1831 create_aux_state_map(mt
, ISL_AUX_STATE_AUX_INVALID
);
1835 struct isl_surf temp_hiz_surf
;
1837 MAYBE_UNUSED
bool ok
=
1838 isl_surf_get_hiz_surf(&brw
->isl_dev
, &mt
->surf
, &temp_hiz_surf
);
1841 const uint32_t alloc_flags
= BO_ALLOC_BUSY
;
1842 mt
->hiz_buf
= intel_alloc_aux_buffer(brw
, "hiz-miptree",
1843 &temp_hiz_surf
, alloc_flags
, mt
);
1850 for (unsigned level
= mt
->first_level
; level
<= mt
->last_level
; ++level
)
1851 intel_miptree_level_enable_hiz(brw
, mt
, level
);
1853 mt
->aux_state
= aux_state
;
1860 * Allocate the initial aux surface for a miptree based on mt->aux_usage
1862 * Since MCS, HiZ, and CCS_E can compress more than just clear color, we
1863 * create the auxiliary surfaces up-front. CCS_D, on the other hand, can only
1864 * compress clear color so we wait until an actual fast-clear to allocate it.
1867 intel_miptree_alloc_aux(struct brw_context
*brw
,
1868 struct intel_mipmap_tree
*mt
)
1870 switch (mt
->aux_usage
) {
1871 case ISL_AUX_USAGE_NONE
:
1874 case ISL_AUX_USAGE_HIZ
:
1875 assert(!_mesa_is_format_color_format(mt
->format
));
1876 if (!intel_miptree_alloc_hiz(brw
, mt
))
1880 case ISL_AUX_USAGE_MCS
:
1881 assert(_mesa_is_format_color_format(mt
->format
));
1882 assert(mt
->surf
.samples
> 1);
1883 if (!intel_miptree_alloc_mcs(brw
, mt
, mt
->surf
.samples
))
1887 case ISL_AUX_USAGE_CCS_D
:
1888 /* Since CCS_D can only compress clear color so we wait until an actual
1889 * fast-clear to allocate it.
1893 case ISL_AUX_USAGE_CCS_E
:
1894 assert(_mesa_is_format_color_format(mt
->format
));
1895 assert(mt
->surf
.samples
== 1);
1896 if (!intel_miptree_alloc_ccs(brw
, mt
))
1901 unreachable("Invalid aux usage");
1906 * Can the miptree sample using the hiz buffer?
1909 intel_miptree_sample_with_hiz(struct brw_context
*brw
,
1910 struct intel_mipmap_tree
*mt
)
1912 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
1914 /* It's unclear how well supported sampling from the hiz buffer is on GEN8,
1915 * so keep things conservative for now and never enable it unless we're SKL+.
1917 if (devinfo
->gen
< 9) {
1925 /* It seems the hardware won't fallback to the depth buffer if some of the
1926 * mipmap levels aren't available in the HiZ buffer. So we need all levels
1927 * of the texture to be HiZ enabled.
1929 for (unsigned level
= 0; level
< mt
->surf
.levels
; ++level
) {
1930 if (!intel_miptree_level_has_hiz(mt
, level
))
1934 /* If compressed multisampling is enabled, then we use it for the auxiliary
1937 * From the BDW PRM (Volume 2d: Command Reference: Structures
1938 * RENDER_SURFACE_STATE.AuxiliarySurfaceMode):
1940 * "If this field is set to AUX_HIZ, Number of Multisamples must be
1941 * MULTISAMPLECOUNT_1, and Surface Type cannot be SURFTYPE_3D.
1943 * There is no such blurb for 1D textures, but there is sufficient evidence
1944 * that this is broken on SKL+.
1946 return (mt
->surf
.samples
== 1 &&
1947 mt
->target
!= GL_TEXTURE_3D
&&
1948 mt
->target
!= GL_TEXTURE_1D
/* gen9+ restriction */);
1952 * Does the miptree slice have hiz enabled?
1955 intel_miptree_level_has_hiz(const struct intel_mipmap_tree
*mt
, uint32_t level
)
1957 intel_miptree_check_level_layer(mt
, level
, 0);
1958 return mt
->level
[level
].has_hiz
;
1961 static inline uint32_t
1962 miptree_level_range_length(const struct intel_mipmap_tree
*mt
,
1963 uint32_t start_level
, uint32_t num_levels
)
1965 assert(start_level
>= mt
->first_level
);
1966 assert(start_level
<= mt
->last_level
);
1968 if (num_levels
== INTEL_REMAINING_LAYERS
)
1969 num_levels
= mt
->last_level
- start_level
+ 1;
1970 /* Check for overflow */
1971 assert(start_level
+ num_levels
>= start_level
);
1972 assert(start_level
+ num_levels
<= mt
->last_level
+ 1);
1977 static inline uint32_t
1978 miptree_layer_range_length(const struct intel_mipmap_tree
*mt
, uint32_t level
,
1979 uint32_t start_layer
, uint32_t num_layers
)
1981 assert(level
<= mt
->last_level
);
1983 const uint32_t total_num_layers
= brw_get_num_logical_layers(mt
, level
);
1984 assert(start_layer
< total_num_layers
);
1985 if (num_layers
== INTEL_REMAINING_LAYERS
)
1986 num_layers
= total_num_layers
- start_layer
;
1987 /* Check for overflow */
1988 assert(start_layer
+ num_layers
>= start_layer
);
1989 assert(start_layer
+ num_layers
<= total_num_layers
);
1995 intel_miptree_has_color_unresolved(const struct intel_mipmap_tree
*mt
,
1996 unsigned start_level
, unsigned num_levels
,
1997 unsigned start_layer
, unsigned num_layers
)
1999 assert(_mesa_is_format_color_format(mt
->format
));
2004 /* Clamp the level range to fit the miptree */
2005 num_levels
= miptree_level_range_length(mt
, start_level
, num_levels
);
2007 for (uint32_t l
= 0; l
< num_levels
; l
++) {
2008 const uint32_t level
= start_level
+ l
;
2009 const uint32_t level_layers
=
2010 miptree_layer_range_length(mt
, level
, start_layer
, num_layers
);
2011 for (unsigned a
= 0; a
< level_layers
; a
++) {
2012 enum isl_aux_state aux_state
=
2013 intel_miptree_get_aux_state(mt
, level
, start_layer
+ a
);
2014 assert(aux_state
!= ISL_AUX_STATE_AUX_INVALID
);
2015 if (aux_state
!= ISL_AUX_STATE_PASS_THROUGH
)
2024 intel_miptree_check_color_resolve(const struct brw_context
*brw
,
2025 const struct intel_mipmap_tree
*mt
,
2026 unsigned level
, unsigned layer
)
2031 /* Fast color clear is supported for mipmapped surfaces only on Gen8+. */
2032 assert(brw
->screen
->devinfo
.gen
>= 8 ||
2033 (level
== 0 && mt
->first_level
== 0 && mt
->last_level
== 0));
2035 /* Compression of arrayed msaa surfaces is supported. */
2036 if (mt
->surf
.samples
> 1)
2039 /* Fast color clear is supported for non-msaa arrays only on Gen8+. */
2040 assert(brw
->screen
->devinfo
.gen
>= 8 ||
2042 mt
->surf
.logical_level0_px
.depth
== 1 &&
2043 mt
->surf
.logical_level0_px
.array_len
== 1));
2049 static enum blorp_fast_clear_op
2050 get_ccs_d_resolve_op(enum isl_aux_state aux_state
,
2051 enum isl_aux_usage aux_usage
,
2052 bool fast_clear_supported
)
2054 assert(aux_usage
== ISL_AUX_USAGE_NONE
|| aux_usage
== ISL_AUX_USAGE_CCS_D
);
2056 const bool ccs_supported
= aux_usage
== ISL_AUX_USAGE_CCS_D
;
2058 assert(ccs_supported
== fast_clear_supported
);
2060 switch (aux_state
) {
2061 case ISL_AUX_STATE_CLEAR
:
2062 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2064 return BLORP_FAST_CLEAR_OP_RESOLVE_FULL
;
2066 return BLORP_FAST_CLEAR_OP_NONE
;
2068 case ISL_AUX_STATE_PASS_THROUGH
:
2069 return BLORP_FAST_CLEAR_OP_NONE
;
2071 case ISL_AUX_STATE_RESOLVED
:
2072 case ISL_AUX_STATE_AUX_INVALID
:
2073 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2074 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2078 unreachable("Invalid aux state for CCS_D");
2081 static enum blorp_fast_clear_op
2082 get_ccs_e_resolve_op(enum isl_aux_state aux_state
,
2083 enum isl_aux_usage aux_usage
,
2084 bool fast_clear_supported
)
2086 /* CCS_E surfaces can be accessed as CCS_D if we're careful. */
2087 assert(aux_usage
== ISL_AUX_USAGE_NONE
||
2088 aux_usage
== ISL_AUX_USAGE_CCS_D
||
2089 aux_usage
== ISL_AUX_USAGE_CCS_E
);
2091 if (aux_usage
== ISL_AUX_USAGE_CCS_D
)
2092 assert(fast_clear_supported
);
2094 switch (aux_state
) {
2095 case ISL_AUX_STATE_CLEAR
:
2096 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2097 if (fast_clear_supported
)
2098 return BLORP_FAST_CLEAR_OP_NONE
;
2099 else if (aux_usage
== ISL_AUX_USAGE_CCS_E
)
2100 return BLORP_FAST_CLEAR_OP_RESOLVE_PARTIAL
;
2102 return BLORP_FAST_CLEAR_OP_RESOLVE_FULL
;
2104 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2105 if (aux_usage
!= ISL_AUX_USAGE_CCS_E
)
2106 return BLORP_FAST_CLEAR_OP_RESOLVE_FULL
;
2107 else if (!fast_clear_supported
)
2108 return BLORP_FAST_CLEAR_OP_RESOLVE_PARTIAL
;
2110 return BLORP_FAST_CLEAR_OP_NONE
;
2112 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2113 if (aux_usage
!= ISL_AUX_USAGE_CCS_E
)
2114 return BLORP_FAST_CLEAR_OP_RESOLVE_FULL
;
2116 return BLORP_FAST_CLEAR_OP_NONE
;
2118 case ISL_AUX_STATE_PASS_THROUGH
:
2119 return BLORP_FAST_CLEAR_OP_NONE
;
2121 case ISL_AUX_STATE_RESOLVED
:
2122 case ISL_AUX_STATE_AUX_INVALID
:
2126 unreachable("Invalid aux state for CCS_E");
2130 intel_miptree_prepare_ccs_access(struct brw_context
*brw
,
2131 struct intel_mipmap_tree
*mt
,
2132 uint32_t level
, uint32_t layer
,
2133 enum isl_aux_usage aux_usage
,
2134 bool fast_clear_supported
)
2136 enum isl_aux_state aux_state
= intel_miptree_get_aux_state(mt
, level
, layer
);
2138 enum blorp_fast_clear_op resolve_op
;
2139 if (mt
->aux_usage
== ISL_AUX_USAGE_CCS_E
) {
2140 resolve_op
= get_ccs_e_resolve_op(aux_state
, aux_usage
,
2141 fast_clear_supported
);
2143 assert(mt
->aux_usage
== ISL_AUX_USAGE_CCS_D
);
2144 resolve_op
= get_ccs_d_resolve_op(aux_state
, aux_usage
,
2145 fast_clear_supported
);
2148 if (resolve_op
!= BLORP_FAST_CLEAR_OP_NONE
) {
2149 intel_miptree_check_color_resolve(brw
, mt
, level
, layer
);
2150 brw_blorp_resolve_color(brw
, mt
, level
, layer
, resolve_op
);
2152 switch (resolve_op
) {
2153 case BLORP_FAST_CLEAR_OP_RESOLVE_FULL
:
2154 /* The CCS full resolve operation destroys the CCS and sets it to the
2155 * pass-through state. (You can also think of this as being both a
2156 * resolve and an ambiguate in one operation.)
2158 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2159 ISL_AUX_STATE_PASS_THROUGH
);
2162 case BLORP_FAST_CLEAR_OP_RESOLVE_PARTIAL
:
2163 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2164 ISL_AUX_STATE_COMPRESSED_NO_CLEAR
);
2168 unreachable("Invalid resolve op");
2174 intel_miptree_finish_ccs_write(struct brw_context
*brw
,
2175 struct intel_mipmap_tree
*mt
,
2176 uint32_t level
, uint32_t layer
,
2177 enum isl_aux_usage aux_usage
)
2179 assert(aux_usage
== ISL_AUX_USAGE_NONE
||
2180 aux_usage
== ISL_AUX_USAGE_CCS_D
||
2181 aux_usage
== ISL_AUX_USAGE_CCS_E
);
2183 enum isl_aux_state aux_state
= intel_miptree_get_aux_state(mt
, level
, layer
);
2185 if (mt
->aux_usage
== ISL_AUX_USAGE_CCS_E
) {
2186 switch (aux_state
) {
2187 case ISL_AUX_STATE_CLEAR
:
2188 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2189 assert(aux_usage
== ISL_AUX_USAGE_CCS_E
||
2190 aux_usage
== ISL_AUX_USAGE_CCS_D
);
2192 if (aux_usage
== ISL_AUX_USAGE_CCS_E
) {
2193 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2194 ISL_AUX_STATE_COMPRESSED_CLEAR
);
2195 } else if (aux_state
!= ISL_AUX_STATE_PARTIAL_CLEAR
) {
2196 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2197 ISL_AUX_STATE_PARTIAL_CLEAR
);
2201 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2202 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2203 assert(aux_usage
== ISL_AUX_USAGE_CCS_E
);
2204 break; /* Nothing to do */
2206 case ISL_AUX_STATE_PASS_THROUGH
:
2207 if (aux_usage
== ISL_AUX_USAGE_CCS_E
) {
2208 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2209 ISL_AUX_STATE_COMPRESSED_NO_CLEAR
);
2215 case ISL_AUX_STATE_RESOLVED
:
2216 case ISL_AUX_STATE_AUX_INVALID
:
2217 unreachable("Invalid aux state for CCS_E");
2220 assert(mt
->aux_usage
== ISL_AUX_USAGE_CCS_D
);
2221 /* CCS_D is a bit simpler */
2222 switch (aux_state
) {
2223 case ISL_AUX_STATE_CLEAR
:
2224 assert(aux_usage
== ISL_AUX_USAGE_CCS_D
);
2225 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2226 ISL_AUX_STATE_PARTIAL_CLEAR
);
2229 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2230 assert(aux_usage
== ISL_AUX_USAGE_CCS_D
);
2231 break; /* Nothing to do */
2233 case ISL_AUX_STATE_PASS_THROUGH
:
2237 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2238 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2239 case ISL_AUX_STATE_RESOLVED
:
2240 case ISL_AUX_STATE_AUX_INVALID
:
2241 unreachable("Invalid aux state for CCS_D");
2247 intel_miptree_prepare_mcs_access(struct brw_context
*brw
,
2248 struct intel_mipmap_tree
*mt
,
2250 enum isl_aux_usage aux_usage
,
2251 bool fast_clear_supported
)
2253 assert(aux_usage
== ISL_AUX_USAGE_MCS
);
2255 switch (intel_miptree_get_aux_state(mt
, 0, layer
)) {
2256 case ISL_AUX_STATE_CLEAR
:
2257 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2258 if (!fast_clear_supported
) {
2259 brw_blorp_mcs_partial_resolve(brw
, mt
, layer
, 1);
2260 intel_miptree_set_aux_state(brw
, mt
, 0, layer
, 1,
2261 ISL_AUX_STATE_COMPRESSED_NO_CLEAR
);
2265 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2266 break; /* Nothing to do */
2268 case ISL_AUX_STATE_RESOLVED
:
2269 case ISL_AUX_STATE_PASS_THROUGH
:
2270 case ISL_AUX_STATE_AUX_INVALID
:
2271 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2272 unreachable("Invalid aux state for MCS");
2277 intel_miptree_finish_mcs_write(struct brw_context
*brw
,
2278 struct intel_mipmap_tree
*mt
,
2280 enum isl_aux_usage aux_usage
)
2282 assert(aux_usage
== ISL_AUX_USAGE_MCS
);
2284 switch (intel_miptree_get_aux_state(mt
, 0, layer
)) {
2285 case ISL_AUX_STATE_CLEAR
:
2286 intel_miptree_set_aux_state(brw
, mt
, 0, layer
, 1,
2287 ISL_AUX_STATE_COMPRESSED_CLEAR
);
2290 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2291 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2292 break; /* Nothing to do */
2294 case ISL_AUX_STATE_RESOLVED
:
2295 case ISL_AUX_STATE_PASS_THROUGH
:
2296 case ISL_AUX_STATE_AUX_INVALID
:
2297 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2298 unreachable("Invalid aux state for MCS");
2303 intel_miptree_prepare_hiz_access(struct brw_context
*brw
,
2304 struct intel_mipmap_tree
*mt
,
2305 uint32_t level
, uint32_t layer
,
2306 enum isl_aux_usage aux_usage
,
2307 bool fast_clear_supported
)
2309 assert(aux_usage
== ISL_AUX_USAGE_NONE
|| aux_usage
== ISL_AUX_USAGE_HIZ
);
2311 enum blorp_hiz_op hiz_op
= BLORP_HIZ_OP_NONE
;
2312 switch (intel_miptree_get_aux_state(mt
, level
, layer
)) {
2313 case ISL_AUX_STATE_CLEAR
:
2314 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2315 if (aux_usage
!= ISL_AUX_USAGE_HIZ
|| !fast_clear_supported
)
2316 hiz_op
= BLORP_HIZ_OP_DEPTH_RESOLVE
;
2319 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2320 if (aux_usage
!= ISL_AUX_USAGE_HIZ
)
2321 hiz_op
= BLORP_HIZ_OP_DEPTH_RESOLVE
;
2324 case ISL_AUX_STATE_PASS_THROUGH
:
2325 case ISL_AUX_STATE_RESOLVED
:
2328 case ISL_AUX_STATE_AUX_INVALID
:
2329 if (aux_usage
== ISL_AUX_USAGE_HIZ
)
2330 hiz_op
= BLORP_HIZ_OP_HIZ_RESOLVE
;
2333 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2334 unreachable("Invalid HiZ state");
2337 if (hiz_op
!= BLORP_HIZ_OP_NONE
) {
2338 intel_hiz_exec(brw
, mt
, level
, layer
, 1, hiz_op
);
2341 case BLORP_HIZ_OP_DEPTH_RESOLVE
:
2342 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2343 ISL_AUX_STATE_RESOLVED
);
2346 case BLORP_HIZ_OP_HIZ_RESOLVE
:
2347 /* The HiZ resolve operation is actually an ambiguate */
2348 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2349 ISL_AUX_STATE_PASS_THROUGH
);
2353 unreachable("Invalid HiZ op");
2359 intel_miptree_finish_hiz_write(struct brw_context
*brw
,
2360 struct intel_mipmap_tree
*mt
,
2361 uint32_t level
, uint32_t layer
,
2362 enum isl_aux_usage aux_usage
)
2364 assert(aux_usage
== ISL_AUX_USAGE_NONE
|| aux_usage
== ISL_AUX_USAGE_HIZ
);
2366 switch (intel_miptree_get_aux_state(mt
, level
, layer
)) {
2367 case ISL_AUX_STATE_CLEAR
:
2368 assert(aux_usage
== ISL_AUX_USAGE_HIZ
);
2369 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2370 ISL_AUX_STATE_COMPRESSED_CLEAR
);
2373 case ISL_AUX_STATE_COMPRESSED_NO_CLEAR
:
2374 case ISL_AUX_STATE_COMPRESSED_CLEAR
:
2375 assert(aux_usage
== ISL_AUX_USAGE_HIZ
);
2376 break; /* Nothing to do */
2378 case ISL_AUX_STATE_RESOLVED
:
2379 if (aux_usage
== ISL_AUX_USAGE_HIZ
) {
2380 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2381 ISL_AUX_STATE_COMPRESSED_NO_CLEAR
);
2383 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2384 ISL_AUX_STATE_AUX_INVALID
);
2388 case ISL_AUX_STATE_PASS_THROUGH
:
2389 if (aux_usage
== ISL_AUX_USAGE_HIZ
) {
2390 intel_miptree_set_aux_state(brw
, mt
, level
, layer
, 1,
2391 ISL_AUX_STATE_COMPRESSED_NO_CLEAR
);
2395 case ISL_AUX_STATE_AUX_INVALID
:
2396 assert(aux_usage
!= ISL_AUX_USAGE_HIZ
);
2399 case ISL_AUX_STATE_PARTIAL_CLEAR
:
2400 unreachable("Invalid HiZ state");
2405 intel_miptree_prepare_access(struct brw_context
*brw
,
2406 struct intel_mipmap_tree
*mt
,
2407 uint32_t start_level
, uint32_t num_levels
,
2408 uint32_t start_layer
, uint32_t num_layers
,
2409 enum isl_aux_usage aux_usage
,
2410 bool fast_clear_supported
)
2412 num_levels
= miptree_level_range_length(mt
, start_level
, num_levels
);
2414 switch (mt
->aux_usage
) {
2415 case ISL_AUX_USAGE_NONE
:
2419 case ISL_AUX_USAGE_MCS
:
2420 assert(mt
->mcs_buf
);
2421 assert(start_level
== 0 && num_levels
== 1);
2422 const uint32_t level_layers
=
2423 miptree_layer_range_length(mt
, 0, start_layer
, num_layers
);
2424 for (uint32_t a
= 0; a
< level_layers
; a
++) {
2425 intel_miptree_prepare_mcs_access(brw
, mt
, start_layer
+ a
,
2426 aux_usage
, fast_clear_supported
);
2430 case ISL_AUX_USAGE_CCS_D
:
2431 case ISL_AUX_USAGE_CCS_E
:
2435 for (uint32_t l
= 0; l
< num_levels
; l
++) {
2436 const uint32_t level
= start_level
+ l
;
2437 const uint32_t level_layers
=
2438 miptree_layer_range_length(mt
, level
, start_layer
, num_layers
);
2439 for (uint32_t a
= 0; a
< level_layers
; a
++) {
2440 intel_miptree_prepare_ccs_access(brw
, mt
, level
,
2442 aux_usage
, fast_clear_supported
);
2447 case ISL_AUX_USAGE_HIZ
:
2448 assert(mt
->hiz_buf
);
2449 for (uint32_t l
= 0; l
< num_levels
; l
++) {
2450 const uint32_t level
= start_level
+ l
;
2451 if (!intel_miptree_level_has_hiz(mt
, level
))
2454 const uint32_t level_layers
=
2455 miptree_layer_range_length(mt
, level
, start_layer
, num_layers
);
2456 for (uint32_t a
= 0; a
< level_layers
; a
++) {
2457 intel_miptree_prepare_hiz_access(brw
, mt
, level
, start_layer
+ a
,
2458 aux_usage
, fast_clear_supported
);
2464 unreachable("Invalid aux usage");
2469 intel_miptree_finish_write(struct brw_context
*brw
,
2470 struct intel_mipmap_tree
*mt
, uint32_t level
,
2471 uint32_t start_layer
, uint32_t num_layers
,
2472 enum isl_aux_usage aux_usage
)
2474 num_layers
= miptree_layer_range_length(mt
, level
, start_layer
, num_layers
);
2476 switch (mt
->aux_usage
) {
2477 case ISL_AUX_USAGE_NONE
:
2481 case ISL_AUX_USAGE_MCS
:
2482 assert(mt
->mcs_buf
);
2483 for (uint32_t a
= 0; a
< num_layers
; a
++) {
2484 intel_miptree_finish_mcs_write(brw
, mt
, start_layer
+ a
,
2489 case ISL_AUX_USAGE_CCS_D
:
2490 case ISL_AUX_USAGE_CCS_E
:
2494 for (uint32_t a
= 0; a
< num_layers
; a
++) {
2495 intel_miptree_finish_ccs_write(brw
, mt
, level
, start_layer
+ a
,
2500 case ISL_AUX_USAGE_HIZ
:
2501 if (!intel_miptree_level_has_hiz(mt
, level
))
2504 for (uint32_t a
= 0; a
< num_layers
; a
++) {
2505 intel_miptree_finish_hiz_write(brw
, mt
, level
, start_layer
+ a
,
2511 unreachable("Invavlid aux usage");
2516 intel_miptree_get_aux_state(const struct intel_mipmap_tree
*mt
,
2517 uint32_t level
, uint32_t layer
)
2519 intel_miptree_check_level_layer(mt
, level
, layer
);
2521 if (_mesa_is_format_color_format(mt
->format
)) {
2522 assert(mt
->mcs_buf
!= NULL
);
2523 assert(mt
->surf
.samples
== 1 ||
2524 mt
->surf
.msaa_layout
== ISL_MSAA_LAYOUT_ARRAY
);
2525 } else if (mt
->format
== MESA_FORMAT_S_UINT8
) {
2526 unreachable("Cannot get aux state for stencil");
2528 assert(intel_miptree_level_has_hiz(mt
, level
));
2531 return mt
->aux_state
[level
][layer
];
2535 intel_miptree_set_aux_state(struct brw_context
*brw
,
2536 struct intel_mipmap_tree
*mt
, uint32_t level
,
2537 uint32_t start_layer
, uint32_t num_layers
,
2538 enum isl_aux_state aux_state
)
2540 num_layers
= miptree_layer_range_length(mt
, level
, start_layer
, num_layers
);
2542 if (_mesa_is_format_color_format(mt
->format
)) {
2543 assert(mt
->mcs_buf
!= NULL
);
2544 assert(mt
->surf
.samples
== 1 ||
2545 mt
->surf
.msaa_layout
== ISL_MSAA_LAYOUT_ARRAY
);
2546 } else if (mt
->format
== MESA_FORMAT_S_UINT8
) {
2547 unreachable("Cannot get aux state for stencil");
2549 assert(intel_miptree_level_has_hiz(mt
, level
));
2552 for (unsigned a
= 0; a
< num_layers
; a
++) {
2553 if (mt
->aux_state
[level
][start_layer
+ a
] != aux_state
) {
2554 mt
->aux_state
[level
][start_layer
+ a
] = aux_state
;
2555 brw
->ctx
.NewDriverState
|= BRW_NEW_AUX_STATE
;
2560 /* On Gen9 color buffers may be compressed by the hardware (lossless
2561 * compression). There are, however, format restrictions and care needs to be
2562 * taken that the sampler engine is capable for re-interpreting a buffer with
2563 * format different the buffer was originally written with.
2565 * For example, SRGB formats are not compressible and the sampler engine isn't
2566 * capable of treating RGBA_UNORM as SRGB_ALPHA. In such a case the underlying
2567 * color buffer needs to be resolved so that the sampling surface can be
2568 * sampled as non-compressed (i.e., without the auxiliary MCS buffer being
2572 can_texture_with_ccs(struct brw_context
*brw
,
2573 struct intel_mipmap_tree
*mt
,
2574 enum isl_format view_format
)
2576 if (mt
->aux_usage
!= ISL_AUX_USAGE_CCS_E
)
2579 if (!format_ccs_e_compat_with_miptree(&brw
->screen
->devinfo
,
2581 perf_debug("Incompatible sampling format (%s) for rbc (%s)\n",
2582 isl_format_get_layout(view_format
)->name
,
2583 _mesa_get_format_name(mt
->format
));
2591 intel_miptree_texture_aux_usage(struct brw_context
*brw
,
2592 struct intel_mipmap_tree
*mt
,
2593 enum isl_format view_format
)
2595 switch (mt
->aux_usage
) {
2596 case ISL_AUX_USAGE_HIZ
:
2597 if (intel_miptree_sample_with_hiz(brw
, mt
))
2598 return ISL_AUX_USAGE_HIZ
;
2601 case ISL_AUX_USAGE_MCS
:
2602 return ISL_AUX_USAGE_MCS
;
2604 case ISL_AUX_USAGE_CCS_D
:
2605 case ISL_AUX_USAGE_CCS_E
:
2607 assert(mt
->aux_usage
== ISL_AUX_USAGE_CCS_D
);
2608 return ISL_AUX_USAGE_NONE
;
2611 /* If we don't have any unresolved color, report an aux usage of
2612 * ISL_AUX_USAGE_NONE. This way, texturing won't even look at the
2613 * aux surface and we can save some bandwidth.
2615 if (!intel_miptree_has_color_unresolved(mt
, 0, INTEL_REMAINING_LEVELS
,
2616 0, INTEL_REMAINING_LAYERS
))
2617 return ISL_AUX_USAGE_NONE
;
2619 if (can_texture_with_ccs(brw
, mt
, view_format
))
2620 return ISL_AUX_USAGE_CCS_E
;
2627 return ISL_AUX_USAGE_NONE
;
2631 isl_formats_are_fast_clear_compatible(enum isl_format a
, enum isl_format b
)
2633 /* On gen8 and earlier, the hardware was only capable of handling 0/1 clear
2634 * values so sRGB curve application was a no-op for all fast-clearable
2637 * On gen9+, the hardware supports arbitrary clear values. For sRGB clear
2638 * values, the hardware interprets the floats, not as what would be
2639 * returned from the sampler (or written by the shader), but as being
2640 * between format conversion and sRGB curve application. This means that
2641 * we can switch between sRGB and UNORM without having to whack the clear
2644 return isl_format_srgb_to_linear(a
) == isl_format_srgb_to_linear(b
);
2648 intel_miptree_prepare_texture(struct brw_context
*brw
,
2649 struct intel_mipmap_tree
*mt
,
2650 enum isl_format view_format
,
2651 uint32_t start_level
, uint32_t num_levels
,
2652 uint32_t start_layer
, uint32_t num_layers
,
2655 enum isl_aux_usage aux_usage
= disable_aux
? ISL_AUX_USAGE_NONE
:
2656 intel_miptree_texture_aux_usage(brw
, mt
, view_format
);
2657 bool clear_supported
= aux_usage
!= ISL_AUX_USAGE_NONE
;
2659 /* Clear color is specified as ints or floats and the conversion is done by
2660 * the sampler. If we have a texture view, we would have to perform the
2661 * clear color conversion manually. Just disable clear color.
2663 if (!isl_formats_are_fast_clear_compatible(mt
->surf
.format
, view_format
))
2664 clear_supported
= false;
2666 intel_miptree_prepare_access(brw
, mt
, start_level
, num_levels
,
2667 start_layer
, num_layers
,
2668 aux_usage
, clear_supported
);
2672 intel_miptree_prepare_image(struct brw_context
*brw
,
2673 struct intel_mipmap_tree
*mt
)
2675 /* The data port doesn't understand any compression */
2676 intel_miptree_prepare_access(brw
, mt
, 0, INTEL_REMAINING_LEVELS
,
2677 0, INTEL_REMAINING_LAYERS
,
2678 ISL_AUX_USAGE_NONE
, false);
2682 intel_miptree_render_aux_usage(struct brw_context
*brw
,
2683 struct intel_mipmap_tree
*mt
,
2684 enum isl_format render_format
,
2687 struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
2689 switch (mt
->aux_usage
) {
2690 case ISL_AUX_USAGE_MCS
:
2691 assert(mt
->mcs_buf
);
2692 return ISL_AUX_USAGE_MCS
;
2694 case ISL_AUX_USAGE_CCS_D
:
2695 case ISL_AUX_USAGE_CCS_E
:
2697 assert(mt
->aux_usage
== ISL_AUX_USAGE_CCS_D
);
2698 return ISL_AUX_USAGE_NONE
;
2701 /* gen9 hardware technically supports non-0/1 clear colors with sRGB
2702 * formats. However, there are issues with blending where it doesn't
2703 * properly apply the sRGB curve to the clear color when blending.
2705 if (devinfo
->gen
== 9 && blend_enabled
&&
2706 isl_format_is_srgb(render_format
) &&
2707 !isl_color_value_is_zero_one(mt
->fast_clear_color
, render_format
))
2708 return ISL_AUX_USAGE_NONE
;
2710 if (mt
->aux_usage
== ISL_AUX_USAGE_CCS_E
&&
2711 format_ccs_e_compat_with_miptree(&brw
->screen
->devinfo
,
2713 return ISL_AUX_USAGE_CCS_E
;
2715 /* Otherwise, we have to fall back to CCS_D */
2716 return ISL_AUX_USAGE_CCS_D
;
2719 return ISL_AUX_USAGE_NONE
;
2724 intel_miptree_prepare_render(struct brw_context
*brw
,
2725 struct intel_mipmap_tree
*mt
, uint32_t level
,
2726 uint32_t start_layer
, uint32_t layer_count
,
2727 enum isl_aux_usage aux_usage
)
2729 intel_miptree_prepare_access(brw
, mt
, level
, 1, start_layer
, layer_count
,
2730 aux_usage
, aux_usage
!= ISL_AUX_USAGE_NONE
);
2734 intel_miptree_finish_render(struct brw_context
*brw
,
2735 struct intel_mipmap_tree
*mt
, uint32_t level
,
2736 uint32_t start_layer
, uint32_t layer_count
,
2737 enum isl_aux_usage aux_usage
)
2739 assert(_mesa_is_format_color_format(mt
->format
));
2741 intel_miptree_finish_write(brw
, mt
, level
, start_layer
, layer_count
,
2746 intel_miptree_prepare_depth(struct brw_context
*brw
,
2747 struct intel_mipmap_tree
*mt
, uint32_t level
,
2748 uint32_t start_layer
, uint32_t layer_count
)
2750 intel_miptree_prepare_access(brw
, mt
, level
, 1, start_layer
, layer_count
,
2751 mt
->aux_usage
, mt
->hiz_buf
!= NULL
);
2755 intel_miptree_finish_depth(struct brw_context
*brw
,
2756 struct intel_mipmap_tree
*mt
, uint32_t level
,
2757 uint32_t start_layer
, uint32_t layer_count
,
2760 if (depth_written
) {
2761 intel_miptree_finish_write(brw
, mt
, level
, start_layer
, layer_count
,
2762 mt
->hiz_buf
!= NULL
);
2767 intel_miptree_prepare_external(struct brw_context
*brw
,
2768 struct intel_mipmap_tree
*mt
)
2770 enum isl_aux_usage aux_usage
= ISL_AUX_USAGE_NONE
;
2771 bool supports_fast_clear
= false;
2773 const struct isl_drm_modifier_info
*mod_info
=
2774 isl_drm_modifier_get_info(mt
->drm_modifier
);
2776 if (mod_info
&& mod_info
->aux_usage
!= ISL_AUX_USAGE_NONE
) {
2777 /* CCS_E is the only supported aux for external images and it's only
2778 * supported on very simple images.
2780 assert(mod_info
->aux_usage
== ISL_AUX_USAGE_CCS_E
);
2781 assert(_mesa_is_format_color_format(mt
->format
));
2782 assert(mt
->first_level
== 0 && mt
->last_level
== 0);
2783 assert(mt
->surf
.logical_level0_px
.depth
== 1);
2784 assert(mt
->surf
.logical_level0_px
.array_len
== 1);
2785 assert(mt
->surf
.samples
== 1);
2786 assert(mt
->mcs_buf
!= NULL
);
2788 aux_usage
= mod_info
->aux_usage
;
2789 supports_fast_clear
= mod_info
->supports_clear_color
;
2792 intel_miptree_prepare_access(brw
, mt
, 0, INTEL_REMAINING_LEVELS
,
2793 0, INTEL_REMAINING_LAYERS
,
2794 aux_usage
, supports_fast_clear
);
2798 * Make it possible to share the BO backing the given miptree with another
2799 * process or another miptree.
2801 * Fast color clears are unsafe with shared buffers, so we need to resolve and
2802 * then discard the MCS buffer, if present. We also set the no_ccs flag to
2803 * ensure that no MCS buffer gets allocated in the future.
2805 * HiZ is similarly unsafe with shared buffers.
2808 intel_miptree_make_shareable(struct brw_context
*brw
,
2809 struct intel_mipmap_tree
*mt
)
2811 /* MCS buffers are also used for multisample buffers, but we can't resolve
2812 * away a multisample MCS buffer because it's an integral part of how the
2813 * pixel data is stored. Fortunately this code path should never be
2814 * reached for multisample buffers.
2816 assert(mt
->surf
.msaa_layout
== ISL_MSAA_LAYOUT_NONE
||
2817 mt
->surf
.samples
== 1);
2819 intel_miptree_prepare_access(brw
, mt
, 0, INTEL_REMAINING_LEVELS
,
2820 0, INTEL_REMAINING_LAYERS
,
2821 ISL_AUX_USAGE_NONE
, false);
2824 brw_bo_unreference(mt
->mcs_buf
->bo
);
2828 /* Any pending MCS/CCS operations are no longer needed. Trying to
2829 * execute any will likely crash due to the missing aux buffer. So let's
2830 * delete all pending ops.
2832 free(mt
->aux_state
);
2833 mt
->aux_state
= NULL
;
2834 brw
->ctx
.NewDriverState
|= BRW_NEW_AUX_STATE
;
2838 intel_miptree_aux_buffer_free(mt
->hiz_buf
);
2841 for (uint32_t l
= mt
->first_level
; l
<= mt
->last_level
; ++l
) {
2842 mt
->level
[l
].has_hiz
= false;
2845 /* Any pending HiZ operations are no longer needed. Trying to execute
2846 * any will likely crash due to the missing aux buffer. So let's delete
2849 free(mt
->aux_state
);
2850 mt
->aux_state
= NULL
;
2851 brw
->ctx
.NewDriverState
|= BRW_NEW_AUX_STATE
;
2854 mt
->aux_usage
= ISL_AUX_USAGE_NONE
;
2855 mt
->supports_fast_clear
= false;
2860 * \brief Get pointer offset into stencil buffer.
2862 * The stencil buffer is W tiled. Since the GTT is incapable of W fencing, we
2863 * must decode the tile's layout in software.
2866 * - PRM, 2011 Sandy Bridge, Volume 1, Part 2, Section 4.5.2.1 W-Major Tile
2868 * - PRM, 2011 Sandy Bridge, Volume 1, Part 2, Section 4.5.3 Tiling Algorithm
2870 * Even though the returned offset is always positive, the return type is
2872 * commit e8b1c6d6f55f5be3bef25084fdd8b6127517e137
2873 * mesa: Fix return type of _mesa_get_format_bytes() (#37351)
2876 intel_offset_S8(uint32_t stride
, uint32_t x
, uint32_t y
, bool swizzled
)
2878 uint32_t tile_size
= 4096;
2879 uint32_t tile_width
= 64;
2880 uint32_t tile_height
= 64;
2881 uint32_t row_size
= 64 * stride
/ 2; /* Two rows are interleaved. */
2883 uint32_t tile_x
= x
/ tile_width
;
2884 uint32_t tile_y
= y
/ tile_height
;
2886 /* The byte's address relative to the tile's base addres. */
2887 uint32_t byte_x
= x
% tile_width
;
2888 uint32_t byte_y
= y
% tile_height
;
2890 uintptr_t u
= tile_y
* row_size
2891 + tile_x
* tile_size
2892 + 512 * (byte_x
/ 8)
2894 + 32 * ((byte_y
/ 4) % 2)
2895 + 16 * ((byte_x
/ 4) % 2)
2896 + 8 * ((byte_y
/ 2) % 2)
2897 + 4 * ((byte_x
/ 2) % 2)
2902 /* adjust for bit6 swizzling */
2903 if (((byte_x
/ 8) % 2) == 1) {
2904 if (((byte_y
/ 8) % 2) == 0) {
2916 intel_miptree_updownsample(struct brw_context
*brw
,
2917 struct intel_mipmap_tree
*src
,
2918 struct intel_mipmap_tree
*dst
)
2920 unsigned src_w
= src
->surf
.logical_level0_px
.width
;
2921 unsigned src_h
= src
->surf
.logical_level0_px
.height
;
2922 unsigned dst_w
= dst
->surf
.logical_level0_px
.width
;
2923 unsigned dst_h
= dst
->surf
.logical_level0_px
.height
;
2925 brw_blorp_blit_miptrees(brw
,
2926 src
, 0 /* level */, 0 /* layer */,
2927 src
->format
, SWIZZLE_XYZW
,
2928 dst
, 0 /* level */, 0 /* layer */, dst
->format
,
2931 GL_NEAREST
, false, false /*mirror x, y*/,
2934 if (src
->stencil_mt
) {
2935 src_w
= src
->stencil_mt
->surf
.logical_level0_px
.width
;
2936 src_h
= src
->stencil_mt
->surf
.logical_level0_px
.height
;
2937 dst_w
= dst
->stencil_mt
->surf
.logical_level0_px
.width
;
2938 dst_h
= dst
->stencil_mt
->surf
.logical_level0_px
.height
;
2940 brw_blorp_blit_miptrees(brw
,
2941 src
->stencil_mt
, 0 /* level */, 0 /* layer */,
2942 src
->stencil_mt
->format
, SWIZZLE_XYZW
,
2943 dst
->stencil_mt
, 0 /* level */, 0 /* layer */,
2944 dst
->stencil_mt
->format
,
2947 GL_NEAREST
, false, false /*mirror x, y*/,
2948 false, false /* decode/encode srgb */);
2953 intel_update_r8stencil(struct brw_context
*brw
,
2954 struct intel_mipmap_tree
*mt
)
2956 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
2958 assert(devinfo
->gen
>= 7);
2959 struct intel_mipmap_tree
*src
=
2960 mt
->format
== MESA_FORMAT_S_UINT8
? mt
: mt
->stencil_mt
;
2961 if (!src
|| devinfo
->gen
>= 8 || !src
->r8stencil_needs_update
)
2964 assert(src
->surf
.size
> 0);
2966 if (!mt
->r8stencil_mt
) {
2967 assert(devinfo
->gen
> 6); /* Handle MIPTREE_LAYOUT_GEN6_HIZ_STENCIL */
2968 mt
->r8stencil_mt
= make_surface(
2971 MESA_FORMAT_R_UINT8
,
2972 src
->first_level
, src
->last_level
,
2973 src
->surf
.logical_level0_px
.width
,
2974 src
->surf
.logical_level0_px
.height
,
2975 src
->surf
.dim
== ISL_SURF_DIM_3D
?
2976 src
->surf
.logical_level0_px
.depth
:
2977 src
->surf
.logical_level0_px
.array_len
,
2980 ISL_SURF_USAGE_TEXTURE_BIT
,
2981 BO_ALLOC_BUSY
, 0, NULL
);
2982 assert(mt
->r8stencil_mt
);
2985 struct intel_mipmap_tree
*dst
= mt
->r8stencil_mt
;
2987 for (int level
= src
->first_level
; level
<= src
->last_level
; level
++) {
2988 const unsigned depth
= src
->surf
.dim
== ISL_SURF_DIM_3D
?
2989 minify(src
->surf
.phys_level0_sa
.depth
, level
) :
2990 src
->surf
.phys_level0_sa
.array_len
;
2992 for (unsigned layer
= 0; layer
< depth
; layer
++) {
2993 brw_blorp_copy_miptrees(brw
,
2997 minify(src
->surf
.logical_level0_px
.width
,
2999 minify(src
->surf
.logical_level0_px
.height
,
3004 brw_cache_flush_for_read(brw
, dst
->bo
);
3005 src
->r8stencil_needs_update
= false;
3009 intel_miptree_map_raw(struct brw_context
*brw
,
3010 struct intel_mipmap_tree
*mt
,
3013 struct brw_bo
*bo
= mt
->bo
;
3015 if (brw_batch_references(&brw
->batch
, bo
))
3016 intel_batchbuffer_flush(brw
);
3018 return brw_bo_map(brw
, bo
, mode
);
3022 intel_miptree_unmap_raw(struct intel_mipmap_tree
*mt
)
3024 brw_bo_unmap(mt
->bo
);
3028 intel_miptree_map_gtt(struct brw_context
*brw
,
3029 struct intel_mipmap_tree
*mt
,
3030 struct intel_miptree_map
*map
,
3031 unsigned int level
, unsigned int slice
)
3033 unsigned int bw
, bh
;
3035 unsigned int image_x
, image_y
;
3036 intptr_t x
= map
->x
;
3037 intptr_t y
= map
->y
;
3039 /* For compressed formats, the stride is the number of bytes per
3040 * row of blocks. intel_miptree_get_image_offset() already does
3043 _mesa_get_format_block_size(mt
->format
, &bw
, &bh
);
3044 assert(y
% bh
== 0);
3045 assert(x
% bw
== 0);
3049 base
= intel_miptree_map_raw(brw
, mt
, map
->mode
);
3056 /* Note that in the case of cube maps, the caller must have passed the
3057 * slice number referencing the face.
3059 intel_miptree_get_image_offset(mt
, level
, slice
, &image_x
, &image_y
);
3063 map
->stride
= mt
->surf
.row_pitch
;
3064 map
->ptr
= base
+ y
* map
->stride
+ x
* mt
->cpp
;
3067 DBG("%s: %d,%d %dx%d from mt %p (%s) "
3068 "%"PRIiPTR
",%"PRIiPTR
" = %p/%d\n", __func__
,
3069 map
->x
, map
->y
, map
->w
, map
->h
,
3070 mt
, _mesa_get_format_name(mt
->format
),
3071 x
, y
, map
->ptr
, map
->stride
);
3075 intel_miptree_unmap_gtt(struct intel_mipmap_tree
*mt
)
3077 intel_miptree_unmap_raw(mt
);
3081 intel_miptree_map_blit(struct brw_context
*brw
,
3082 struct intel_mipmap_tree
*mt
,
3083 struct intel_miptree_map
*map
,
3084 unsigned int level
, unsigned int slice
)
3086 map
->linear_mt
= intel_miptree_create(brw
, GL_TEXTURE_2D
, mt
->format
,
3087 /* first_level */ 0,
3091 MIPTREE_CREATE_LINEAR
);
3093 if (!map
->linear_mt
) {
3094 fprintf(stderr
, "Failed to allocate blit temporary\n");
3097 map
->stride
= map
->linear_mt
->surf
.row_pitch
;
3099 /* One of either READ_BIT or WRITE_BIT or both is set. READ_BIT implies no
3100 * INVALIDATE_RANGE_BIT. WRITE_BIT needs the original values read in unless
3101 * invalidate is set, since we'll be writing the whole rectangle from our
3102 * temporary buffer back out.
3104 if (!(map
->mode
& GL_MAP_INVALIDATE_RANGE_BIT
)) {
3105 if (!intel_miptree_copy(brw
,
3106 mt
, level
, slice
, map
->x
, map
->y
,
3107 map
->linear_mt
, 0, 0, 0, 0,
3109 fprintf(stderr
, "Failed to blit\n");
3114 map
->ptr
= intel_miptree_map_raw(brw
, map
->linear_mt
, map
->mode
);
3116 DBG("%s: %d,%d %dx%d from mt %p (%s) %d,%d = %p/%d\n", __func__
,
3117 map
->x
, map
->y
, map
->w
, map
->h
,
3118 mt
, _mesa_get_format_name(mt
->format
),
3119 level
, slice
, map
->ptr
, map
->stride
);
3124 intel_miptree_release(&map
->linear_mt
);
3130 intel_miptree_unmap_blit(struct brw_context
*brw
,
3131 struct intel_mipmap_tree
*mt
,
3132 struct intel_miptree_map
*map
,
3136 struct gl_context
*ctx
= &brw
->ctx
;
3138 intel_miptree_unmap_raw(map
->linear_mt
);
3140 if (map
->mode
& GL_MAP_WRITE_BIT
) {
3141 bool ok
= intel_miptree_copy(brw
,
3142 map
->linear_mt
, 0, 0, 0, 0,
3143 mt
, level
, slice
, map
->x
, map
->y
,
3145 WARN_ONCE(!ok
, "Failed to blit from linear temporary mapping");
3148 intel_miptree_release(&map
->linear_mt
);
3152 * "Map" a buffer by copying it to an untiled temporary using MOVNTDQA.
3154 #if defined(USE_SSE41)
3156 intel_miptree_map_movntdqa(struct brw_context
*brw
,
3157 struct intel_mipmap_tree
*mt
,
3158 struct intel_miptree_map
*map
,
3159 unsigned int level
, unsigned int slice
)
3161 assert(map
->mode
& GL_MAP_READ_BIT
);
3162 assert(!(map
->mode
& GL_MAP_WRITE_BIT
));
3164 DBG("%s: %d,%d %dx%d from mt %p (%s) %d,%d = %p/%d\n", __func__
,
3165 map
->x
, map
->y
, map
->w
, map
->h
,
3166 mt
, _mesa_get_format_name(mt
->format
),
3167 level
, slice
, map
->ptr
, map
->stride
);
3169 /* Map the original image */
3172 intel_miptree_get_image_offset(mt
, level
, slice
, &image_x
, &image_y
);
3176 void *src
= intel_miptree_map_raw(brw
, mt
, map
->mode
);
3182 src
+= image_y
* mt
->surf
.row_pitch
;
3183 src
+= image_x
* mt
->cpp
;
3185 /* Due to the pixel offsets for the particular image being mapped, our
3186 * src pointer may not be 16-byte aligned. However, if the pitch is
3187 * divisible by 16, then the amount by which it's misaligned will remain
3188 * consistent from row to row.
3190 assert((mt
->surf
.row_pitch
% 16) == 0);
3191 const int misalignment
= ((uintptr_t) src
) & 15;
3193 /* Create an untiled temporary buffer for the mapping. */
3194 const unsigned width_bytes
= _mesa_format_row_stride(mt
->format
, map
->w
);
3196 map
->stride
= ALIGN(misalignment
+ width_bytes
, 16);
3198 map
->buffer
= _mesa_align_malloc(map
->stride
* map
->h
, 16);
3199 /* Offset the destination so it has the same misalignment as src. */
3200 map
->ptr
= map
->buffer
+ misalignment
;
3202 assert((((uintptr_t) map
->ptr
) & 15) == misalignment
);
3204 for (uint32_t y
= 0; y
< map
->h
; y
++) {
3205 void *dst_ptr
= map
->ptr
+ y
* map
->stride
;
3206 void *src_ptr
= src
+ y
* mt
->surf
.row_pitch
;
3208 _mesa_streaming_load_memcpy(dst_ptr
, src_ptr
, width_bytes
);
3211 intel_miptree_unmap_raw(mt
);
3215 intel_miptree_unmap_movntdqa(struct brw_context
*brw
,
3216 struct intel_mipmap_tree
*mt
,
3217 struct intel_miptree_map
*map
,
3221 _mesa_align_free(map
->buffer
);
3228 intel_miptree_map_s8(struct brw_context
*brw
,
3229 struct intel_mipmap_tree
*mt
,
3230 struct intel_miptree_map
*map
,
3231 unsigned int level
, unsigned int slice
)
3233 map
->stride
= map
->w
;
3234 map
->buffer
= map
->ptr
= malloc(map
->stride
* map
->h
);
3238 /* One of either READ_BIT or WRITE_BIT or both is set. READ_BIT implies no
3239 * INVALIDATE_RANGE_BIT. WRITE_BIT needs the original values read in unless
3240 * invalidate is set, since we'll be writing the whole rectangle from our
3241 * temporary buffer back out.
3243 if (!(map
->mode
& GL_MAP_INVALIDATE_RANGE_BIT
)) {
3244 uint8_t *untiled_s8_map
= map
->ptr
;
3245 uint8_t *tiled_s8_map
= intel_miptree_map_raw(brw
, mt
, GL_MAP_READ_BIT
);
3246 unsigned int image_x
, image_y
;
3248 intel_miptree_get_image_offset(mt
, level
, slice
, &image_x
, &image_y
);
3250 for (uint32_t y
= 0; y
< map
->h
; y
++) {
3251 for (uint32_t x
= 0; x
< map
->w
; x
++) {
3252 ptrdiff_t offset
= intel_offset_S8(mt
->surf
.row_pitch
,
3253 x
+ image_x
+ map
->x
,
3254 y
+ image_y
+ map
->y
,
3255 brw
->has_swizzling
);
3256 untiled_s8_map
[y
* map
->w
+ x
] = tiled_s8_map
[offset
];
3260 intel_miptree_unmap_raw(mt
);
3262 DBG("%s: %d,%d %dx%d from mt %p %d,%d = %p/%d\n", __func__
,
3263 map
->x
, map
->y
, map
->w
, map
->h
,
3264 mt
, map
->x
+ image_x
, map
->y
+ image_y
, map
->ptr
, map
->stride
);
3266 DBG("%s: %d,%d %dx%d from mt %p = %p/%d\n", __func__
,
3267 map
->x
, map
->y
, map
->w
, map
->h
,
3268 mt
, map
->ptr
, map
->stride
);
3273 intel_miptree_unmap_s8(struct brw_context
*brw
,
3274 struct intel_mipmap_tree
*mt
,
3275 struct intel_miptree_map
*map
,
3279 if (map
->mode
& GL_MAP_WRITE_BIT
) {
3280 unsigned int image_x
, image_y
;
3281 uint8_t *untiled_s8_map
= map
->ptr
;
3282 uint8_t *tiled_s8_map
= intel_miptree_map_raw(brw
, mt
, GL_MAP_WRITE_BIT
);
3284 intel_miptree_get_image_offset(mt
, level
, slice
, &image_x
, &image_y
);
3286 for (uint32_t y
= 0; y
< map
->h
; y
++) {
3287 for (uint32_t x
= 0; x
< map
->w
; x
++) {
3288 ptrdiff_t offset
= intel_offset_S8(mt
->surf
.row_pitch
,
3289 image_x
+ x
+ map
->x
,
3290 image_y
+ y
+ map
->y
,
3291 brw
->has_swizzling
);
3292 tiled_s8_map
[offset
] = untiled_s8_map
[y
* map
->w
+ x
];
3296 intel_miptree_unmap_raw(mt
);
3303 intel_miptree_map_etc(struct brw_context
*brw
,
3304 struct intel_mipmap_tree
*mt
,
3305 struct intel_miptree_map
*map
,
3309 assert(mt
->etc_format
!= MESA_FORMAT_NONE
);
3310 if (mt
->etc_format
== MESA_FORMAT_ETC1_RGB8
) {
3311 assert(mt
->format
== MESA_FORMAT_R8G8B8X8_UNORM
);
3314 assert(map
->mode
& GL_MAP_WRITE_BIT
);
3315 assert(map
->mode
& GL_MAP_INVALIDATE_RANGE_BIT
);
3317 map
->stride
= _mesa_format_row_stride(mt
->etc_format
, map
->w
);
3318 map
->buffer
= malloc(_mesa_format_image_size(mt
->etc_format
,
3319 map
->w
, map
->h
, 1));
3320 map
->ptr
= map
->buffer
;
3324 intel_miptree_unmap_etc(struct brw_context
*brw
,
3325 struct intel_mipmap_tree
*mt
,
3326 struct intel_miptree_map
*map
,
3332 intel_miptree_get_image_offset(mt
, level
, slice
, &image_x
, &image_y
);
3337 uint8_t *dst
= intel_miptree_map_raw(brw
, mt
, GL_MAP_WRITE_BIT
)
3338 + image_y
* mt
->surf
.row_pitch
3339 + image_x
* mt
->cpp
;
3341 if (mt
->etc_format
== MESA_FORMAT_ETC1_RGB8
)
3342 _mesa_etc1_unpack_rgba8888(dst
, mt
->surf
.row_pitch
,
3343 map
->ptr
, map
->stride
,
3346 _mesa_unpack_etc2_format(dst
, mt
->surf
.row_pitch
,
3347 map
->ptr
, map
->stride
,
3348 map
->w
, map
->h
, mt
->etc_format
);
3350 intel_miptree_unmap_raw(mt
);
3355 * Mapping function for packed depth/stencil miptrees backed by real separate
3356 * miptrees for depth and stencil.
3358 * On gen7, and to support HiZ pre-gen7, we have to have the stencil buffer
3359 * separate from the depth buffer. Yet at the GL API level, we have to expose
3360 * packed depth/stencil textures and FBO attachments, and Mesa core expects to
3361 * be able to map that memory for texture storage and glReadPixels-type
3362 * operations. We give Mesa core that access by mallocing a temporary and
3363 * copying the data between the actual backing store and the temporary.
3366 intel_miptree_map_depthstencil(struct brw_context
*brw
,
3367 struct intel_mipmap_tree
*mt
,
3368 struct intel_miptree_map
*map
,
3369 unsigned int level
, unsigned int slice
)
3371 struct intel_mipmap_tree
*z_mt
= mt
;
3372 struct intel_mipmap_tree
*s_mt
= mt
->stencil_mt
;
3373 bool map_z32f_x24s8
= mt
->format
== MESA_FORMAT_Z_FLOAT32
;
3374 int packed_bpp
= map_z32f_x24s8
? 8 : 4;
3376 map
->stride
= map
->w
* packed_bpp
;
3377 map
->buffer
= map
->ptr
= malloc(map
->stride
* map
->h
);
3381 /* One of either READ_BIT or WRITE_BIT or both is set. READ_BIT implies no
3382 * INVALIDATE_RANGE_BIT. WRITE_BIT needs the original values read in unless
3383 * invalidate is set, since we'll be writing the whole rectangle from our
3384 * temporary buffer back out.
3386 if (!(map
->mode
& GL_MAP_INVALIDATE_RANGE_BIT
)) {
3387 uint32_t *packed_map
= map
->ptr
;
3388 uint8_t *s_map
= intel_miptree_map_raw(brw
, s_mt
, GL_MAP_READ_BIT
);
3389 uint32_t *z_map
= intel_miptree_map_raw(brw
, z_mt
, GL_MAP_READ_BIT
);
3390 unsigned int s_image_x
, s_image_y
;
3391 unsigned int z_image_x
, z_image_y
;
3393 intel_miptree_get_image_offset(s_mt
, level
, slice
,
3394 &s_image_x
, &s_image_y
);
3395 intel_miptree_get_image_offset(z_mt
, level
, slice
,
3396 &z_image_x
, &z_image_y
);
3398 for (uint32_t y
= 0; y
< map
->h
; y
++) {
3399 for (uint32_t x
= 0; x
< map
->w
; x
++) {
3400 int map_x
= map
->x
+ x
, map_y
= map
->y
+ y
;
3401 ptrdiff_t s_offset
= intel_offset_S8(s_mt
->surf
.row_pitch
,
3404 brw
->has_swizzling
);
3405 ptrdiff_t z_offset
= ((map_y
+ z_image_y
) *
3406 (z_mt
->surf
.row_pitch
/ 4) +
3407 (map_x
+ z_image_x
));
3408 uint8_t s
= s_map
[s_offset
];
3409 uint32_t z
= z_map
[z_offset
];
3411 if (map_z32f_x24s8
) {
3412 packed_map
[(y
* map
->w
+ x
) * 2 + 0] = z
;
3413 packed_map
[(y
* map
->w
+ x
) * 2 + 1] = s
;
3415 packed_map
[y
* map
->w
+ x
] = (s
<< 24) | (z
& 0x00ffffff);
3420 intel_miptree_unmap_raw(s_mt
);
3421 intel_miptree_unmap_raw(z_mt
);
3423 DBG("%s: %d,%d %dx%d from z mt %p %d,%d, s mt %p %d,%d = %p/%d\n",
3425 map
->x
, map
->y
, map
->w
, map
->h
,
3426 z_mt
, map
->x
+ z_image_x
, map
->y
+ z_image_y
,
3427 s_mt
, map
->x
+ s_image_x
, map
->y
+ s_image_y
,
3428 map
->ptr
, map
->stride
);
3430 DBG("%s: %d,%d %dx%d from mt %p = %p/%d\n", __func__
,
3431 map
->x
, map
->y
, map
->w
, map
->h
,
3432 mt
, map
->ptr
, map
->stride
);
3437 intel_miptree_unmap_depthstencil(struct brw_context
*brw
,
3438 struct intel_mipmap_tree
*mt
,
3439 struct intel_miptree_map
*map
,
3443 struct intel_mipmap_tree
*z_mt
= mt
;
3444 struct intel_mipmap_tree
*s_mt
= mt
->stencil_mt
;
3445 bool map_z32f_x24s8
= mt
->format
== MESA_FORMAT_Z_FLOAT32
;
3447 if (map
->mode
& GL_MAP_WRITE_BIT
) {
3448 uint32_t *packed_map
= map
->ptr
;
3449 uint8_t *s_map
= intel_miptree_map_raw(brw
, s_mt
, GL_MAP_WRITE_BIT
);
3450 uint32_t *z_map
= intel_miptree_map_raw(brw
, z_mt
, GL_MAP_WRITE_BIT
);
3451 unsigned int s_image_x
, s_image_y
;
3452 unsigned int z_image_x
, z_image_y
;
3454 intel_miptree_get_image_offset(s_mt
, level
, slice
,
3455 &s_image_x
, &s_image_y
);
3456 intel_miptree_get_image_offset(z_mt
, level
, slice
,
3457 &z_image_x
, &z_image_y
);
3459 for (uint32_t y
= 0; y
< map
->h
; y
++) {
3460 for (uint32_t x
= 0; x
< map
->w
; x
++) {
3461 ptrdiff_t s_offset
= intel_offset_S8(s_mt
->surf
.row_pitch
,
3462 x
+ s_image_x
+ map
->x
,
3463 y
+ s_image_y
+ map
->y
,
3464 brw
->has_swizzling
);
3465 ptrdiff_t z_offset
= ((y
+ z_image_y
+ map
->y
) *
3466 (z_mt
->surf
.row_pitch
/ 4) +
3467 (x
+ z_image_x
+ map
->x
));
3469 if (map_z32f_x24s8
) {
3470 z_map
[z_offset
] = packed_map
[(y
* map
->w
+ x
) * 2 + 0];
3471 s_map
[s_offset
] = packed_map
[(y
* map
->w
+ x
) * 2 + 1];
3473 uint32_t packed
= packed_map
[y
* map
->w
+ x
];
3474 s_map
[s_offset
] = packed
>> 24;
3475 z_map
[z_offset
] = packed
;
3480 intel_miptree_unmap_raw(s_mt
);
3481 intel_miptree_unmap_raw(z_mt
);
3483 DBG("%s: %d,%d %dx%d from z mt %p (%s) %d,%d, s mt %p %d,%d = %p/%d\n",
3485 map
->x
, map
->y
, map
->w
, map
->h
,
3486 z_mt
, _mesa_get_format_name(z_mt
->format
),
3487 map
->x
+ z_image_x
, map
->y
+ z_image_y
,
3488 s_mt
, map
->x
+ s_image_x
, map
->y
+ s_image_y
,
3489 map
->ptr
, map
->stride
);
3496 * Create and attach a map to the miptree at (level, slice). Return the
3499 static struct intel_miptree_map
*
3500 intel_miptree_attach_map(struct intel_mipmap_tree
*mt
,
3509 struct intel_miptree_map
*map
= calloc(1, sizeof(*map
));
3514 assert(mt
->level
[level
].slice
[slice
].map
== NULL
);
3515 mt
->level
[level
].slice
[slice
].map
= map
;
3527 * Release the map at (level, slice).
3530 intel_miptree_release_map(struct intel_mipmap_tree
*mt
,
3534 struct intel_miptree_map
**map
;
3536 map
= &mt
->level
[level
].slice
[slice
].map
;
3542 can_blit_slice(struct intel_mipmap_tree
*mt
,
3543 unsigned int level
, unsigned int slice
)
3545 /* See intel_miptree_blit() for details on the 32k pitch limit. */
3546 if (mt
->surf
.row_pitch
>= 32768)
3553 use_intel_mipree_map_blit(struct brw_context
*brw
,
3554 struct intel_mipmap_tree
*mt
,
3559 const struct gen_device_info
*devinfo
= &brw
->screen
->devinfo
;
3561 if (devinfo
->has_llc
&&
3562 /* It's probably not worth swapping to the blit ring because of
3563 * all the overhead involved.
3565 !(mode
& GL_MAP_WRITE_BIT
) &&
3567 (mt
->surf
.tiling
== ISL_TILING_X
||
3568 /* Prior to Sandybridge, the blitter can't handle Y tiling */
3569 (devinfo
->gen
>= 6 && mt
->surf
.tiling
== ISL_TILING_Y0
) ||
3570 /* Fast copy blit on skl+ supports all tiling formats. */
3571 devinfo
->gen
>= 9) &&
3572 can_blit_slice(mt
, level
, slice
))
3575 if (mt
->surf
.tiling
!= ISL_TILING_LINEAR
&&
3576 mt
->bo
->size
>= brw
->max_gtt_map_object_size
) {
3577 assert(can_blit_slice(mt
, level
, slice
));
3585 * Parameter \a out_stride has type ptrdiff_t not because the buffer stride may
3586 * exceed 32 bits but to diminish the likelihood subtle bugs in pointer
3587 * arithmetic overflow.
3589 * If you call this function and use \a out_stride, then you're doing pointer
3590 * arithmetic on \a out_ptr. The type of \a out_stride doesn't prevent all
3591 * bugs. The caller must still take care to avoid 32-bit overflow errors in
3592 * all arithmetic expressions that contain buffer offsets and pixel sizes,
3593 * which usually have type uint32_t or GLuint.
3596 intel_miptree_map(struct brw_context
*brw
,
3597 struct intel_mipmap_tree
*mt
,
3606 ptrdiff_t *out_stride
)
3608 struct intel_miptree_map
*map
;
3610 assert(mt
->surf
.samples
== 1);
3612 map
= intel_miptree_attach_map(mt
, level
, slice
, x
, y
, w
, h
, mode
);
3619 intel_miptree_access_raw(brw
, mt
, level
, slice
,
3620 map
->mode
& GL_MAP_WRITE_BIT
);
3622 if (mt
->format
== MESA_FORMAT_S_UINT8
) {
3623 intel_miptree_map_s8(brw
, mt
, map
, level
, slice
);
3624 } else if (mt
->etc_format
!= MESA_FORMAT_NONE
&&
3625 !(mode
& BRW_MAP_DIRECT_BIT
)) {
3626 intel_miptree_map_etc(brw
, mt
, map
, level
, slice
);
3627 } else if (mt
->stencil_mt
&& !(mode
& BRW_MAP_DIRECT_BIT
)) {
3628 intel_miptree_map_depthstencil(brw
, mt
, map
, level
, slice
);
3629 } else if (use_intel_mipree_map_blit(brw
, mt
, mode
, level
, slice
)) {
3630 intel_miptree_map_blit(brw
, mt
, map
, level
, slice
);
3631 #if defined(USE_SSE41)
3632 } else if (!(mode
& GL_MAP_WRITE_BIT
) &&
3633 !mt
->compressed
&& cpu_has_sse4_1
&&
3634 (mt
->surf
.row_pitch
% 16 == 0)) {
3635 intel_miptree_map_movntdqa(brw
, mt
, map
, level
, slice
);
3638 intel_miptree_map_gtt(brw
, mt
, map
, level
, slice
);
3641 *out_ptr
= map
->ptr
;
3642 *out_stride
= map
->stride
;
3644 if (map
->ptr
== NULL
)
3645 intel_miptree_release_map(mt
, level
, slice
);
3649 intel_miptree_unmap(struct brw_context
*brw
,
3650 struct intel_mipmap_tree
*mt
,
3654 struct intel_miptree_map
*map
= mt
->level
[level
].slice
[slice
].map
;
3656 assert(mt
->surf
.samples
== 1);
3661 DBG("%s: mt %p (%s) level %d slice %d\n", __func__
,
3662 mt
, _mesa_get_format_name(mt
->format
), level
, slice
);
3664 if (mt
->format
== MESA_FORMAT_S_UINT8
) {
3665 intel_miptree_unmap_s8(brw
, mt
, map
, level
, slice
);
3666 } else if (mt
->etc_format
!= MESA_FORMAT_NONE
&&
3667 !(map
->mode
& BRW_MAP_DIRECT_BIT
)) {
3668 intel_miptree_unmap_etc(brw
, mt
, map
, level
, slice
);
3669 } else if (mt
->stencil_mt
&& !(map
->mode
& BRW_MAP_DIRECT_BIT
)) {
3670 intel_miptree_unmap_depthstencil(brw
, mt
, map
, level
, slice
);
3671 } else if (map
->linear_mt
) {
3672 intel_miptree_unmap_blit(brw
, mt
, map
, level
, slice
);
3673 #if defined(USE_SSE41)
3674 } else if (map
->buffer
&& cpu_has_sse4_1
) {
3675 intel_miptree_unmap_movntdqa(brw
, mt
, map
, level
, slice
);
3678 intel_miptree_unmap_gtt(mt
);
3681 intel_miptree_release_map(mt
, level
, slice
);
3685 get_isl_surf_dim(GLenum target
)
3689 case GL_TEXTURE_1D_ARRAY
:
3690 return ISL_SURF_DIM_1D
;
3693 case GL_TEXTURE_2D_ARRAY
:
3694 case GL_TEXTURE_RECTANGLE
:
3695 case GL_TEXTURE_CUBE_MAP
:
3696 case GL_TEXTURE_CUBE_MAP_ARRAY
:
3697 case GL_TEXTURE_2D_MULTISAMPLE
:
3698 case GL_TEXTURE_2D_MULTISAMPLE_ARRAY
:
3699 case GL_TEXTURE_EXTERNAL_OES
:
3700 return ISL_SURF_DIM_2D
;
3703 return ISL_SURF_DIM_3D
;
3706 unreachable("Invalid texture target");
3710 get_isl_dim_layout(const struct gen_device_info
*devinfo
,
3711 enum isl_tiling tiling
, GLenum target
)
3715 case GL_TEXTURE_1D_ARRAY
:
3716 return (devinfo
->gen
>= 9 && tiling
== ISL_TILING_LINEAR
?
3717 ISL_DIM_LAYOUT_GEN9_1D
: ISL_DIM_LAYOUT_GEN4_2D
);
3720 case GL_TEXTURE_2D_ARRAY
:
3721 case GL_TEXTURE_RECTANGLE
:
3722 case GL_TEXTURE_2D_MULTISAMPLE
:
3723 case GL_TEXTURE_2D_MULTISAMPLE_ARRAY
:
3724 case GL_TEXTURE_EXTERNAL_OES
:
3725 return ISL_DIM_LAYOUT_GEN4_2D
;
3727 case GL_TEXTURE_CUBE_MAP
:
3728 case GL_TEXTURE_CUBE_MAP_ARRAY
:
3729 return (devinfo
->gen
== 4 ? ISL_DIM_LAYOUT_GEN4_3D
:
3730 ISL_DIM_LAYOUT_GEN4_2D
);
3733 return (devinfo
->gen
>= 9 ?
3734 ISL_DIM_LAYOUT_GEN4_2D
: ISL_DIM_LAYOUT_GEN4_3D
);
3737 unreachable("Invalid texture target");
3741 intel_miptree_get_aux_isl_usage(const struct brw_context
*brw
,
3742 const struct intel_mipmap_tree
*mt
)
3745 return ISL_AUX_USAGE_HIZ
;
3748 return ISL_AUX_USAGE_NONE
;
3750 return mt
->aux_usage
;