[i915] Fix driver from cliprects changes, and clean up state emission.
[mesa.git] / src / mesa / drivers / dri / intel / intel_chipset.h
1 /*
2 * Copyright © 2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 *
26 */
27
28 #define PCI_CHIP_I810 0x7121
29 #define PCI_CHIP_I810_DC100 0x7123
30 #define PCI_CHIP_I810_E 0x7125
31 #define PCI_CHIP_I815 0x1132
32
33 #define PCI_CHIP_I830_M 0x3577
34 #define PCI_CHIP_845_G 0x2562
35 #define PCI_CHIP_I855_GM 0x3582
36 #define PCI_CHIP_I865_G 0x2572
37
38 #define PCI_CHIP_I915_G 0x2582
39 #define PCI_CHIP_I915_GM 0x2592
40 #define PCI_CHIP_I945_G 0x2772
41 #define PCI_CHIP_I945_GM 0x27A2
42 #define PCI_CHIP_I945_GME 0x27AE
43
44 #define PCI_CHIP_Q35_G 0x29B2
45 #define PCI_CHIP_G33_G 0x29C2
46 #define PCI_CHIP_Q33_G 0x29D2
47
48 #define PCI_CHIP_I965_G 0x29A2
49 #define PCI_CHIP_I965_Q 0x2992
50 #define PCI_CHIP_I965_G_1 0x2982
51 #define PCI_CHIP_I946_GZ 0x2972
52 #define PCI_CHIP_I965_GM 0x2A02
53 #define PCI_CHIP_I965_GME 0x2A12
54
55 #define IS_MOBILE(devid) (devid == PCI_CHIP_I855_GM || \
56 devid == PCI_CHIP_I915_GM || \
57 devid == PCI_CHIP_I945_GM || \
58 devid == PCI_CHIP_I945_GME || \
59 devid == PCI_CHIP_I965_GM || \
60 devid == PCI_CHIP_I965_GME)
61
62 #define IS_965(devid) (devid == PCI_CHIP_I965_G || \
63 devid == PCI_CHIP_I965_Q || \
64 devid == PCI_CHIP_I965_G_1 || \
65 devid == PCI_CHIP_I965_GM || \
66 devid == PCI_CHIP_I965_GME || \
67 devid == PCI_CHIP_I946_GZ)
68
69 #define IS_9XX(devid) (devid == PCI_CHIP_I915_G || \
70 devid == PCI_CHIP_I915_GM || \
71 devid == PCI_CHIP_I945_G || \
72 devid == PCI_CHIP_I945_GM || \
73 devid == PCI_CHIP_I945_GME || \
74 devid == PCI_CHIP_G33_G || \
75 devid == PCI_CHIP_Q35_G || \
76 devid == PCI_CHIP_Q33_G || \
77 IS_965(devid))
78
79 #define IS_945(devid) (devid == PCI_CHIP_I945_G || \
80 devid == PCI_CHIP_I945_GM || \
81 devid == PCI_CHIP_I945_GME || \
82 devid == PCI_CHIP_G33_G || \
83 devid == PCI_CHIP_Q33_G || \
84 devid == PCI_CHIP_Q35_G)