2 * Copyright (C) 2008 Nicolai Haehnle.
6 * Permission is hereby granted, free of charge, to any person obtaining
7 * a copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sublicense, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial
16 * portions of the Software.
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
19 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
21 * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
22 * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
23 * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
24 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
28 #ifndef __RADEON_PROGRAM_NQSSADCE_H_
29 #define __RADEON_PROGRAM_NQSSADCE_H_
31 #include "radeon_program.h"
34 struct register_state
{
36 * Bitmask indicating which components of the register are sourced
37 * by later instructions.
43 * Maintain state such as which registers are used, which registers are
46 struct nqssadce_state
{
48 struct gl_program
*Program
;
49 struct radeon_nqssadce_descr
*Descr
;
52 * All instructions after this instruction pointer have been dealt with.
57 * Which registers are read by subsequent instructions?
59 struct register_state Temps
[MAX_PROGRAM_TEMPS
];
60 struct register_state Outputs
[VERT_RESULT_MAX
];
65 * This structure contains a description of the hardware in-so-far as
66 * it is required for the NqSSA-DCE pass.
68 struct radeon_nqssadce_descr
{
70 * Fill in which outputs
72 void (*Init
)(struct nqssadce_state
*);
75 * Check whether the given swizzle, absolute and negate combination
76 * can be implemented natively by the hardware for this opcode.
78 GLboolean (*IsNativeSwizzle
)(GLuint opcode
, struct prog_src_register reg
);
81 * Emit (at the current IP) the instruction MOV dst, src;
82 * The transformation will work recursively on the emitted instruction(s).
84 void (*BuildSwizzle
)(struct nqssadce_state
*, struct prog_dst_register dst
, struct prog_src_register src
);
87 * Rewrite instructions that write to DEPR.z to write to DEPR.w
88 * instead (rewriting is done *before* the WriteMask test).
90 GLboolean RewriteDepthOut
;
94 void radeonNqssaDce(GLcontext
*ctx
, struct gl_program
*p
, struct radeon_nqssadce_descr
* descr
);
96 #endif /* __RADEON_PROGRAM_NQSSADCE_H_ */