2 * Copyright (C) 2008-2009 Advanced Micro Devices, Inc.
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice shall be included
12 * in all copies or substantial portions of the Software.
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
15 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
18 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
19 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
24 * Richard Li <RichardZ.Li@amd.com>, <richardradeon@gmail.com>
25 * CooperYuan <cooper.yuan@amd.com>, <cooperyuan@gmail.com>
28 #include "main/imports.h"
29 #include "main/glheader.h"
30 #include "main/simple_list.h"
32 #include "r600_context.h"
33 #include "r600_cmdbuf.h"
36 #include "r700_oglprog.h"
37 #include "r700_fragprog.h"
38 #include "r700_vertprog.h"
40 #include "radeon_mipmap_tree.h"
42 static void r700SendTexState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
44 context_t
*context
= R700_CONTEXT(ctx
);
45 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
47 struct r700_vertex_program
*vp
= context
->selected_vp
;
49 struct radeon_bo
*bo
= NULL
;
51 BATCH_LOCALS(&context
->radeon
);
53 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
55 for (i
= 0; i
< R700_TEXTURE_NUMBERUNITS
; i
++) {
56 if (ctx
->Texture
.Unit
[i
]._ReallyEnabled
) {
57 radeonTexObj
*t
= r700
->textures
[i
];
59 if (!t
->image_override
) {
66 r700SyncSurf(context
, bo
,
67 RADEON_GEM_DOMAIN_GTT
|RADEON_GEM_DOMAIN_VRAM
,
68 0, TC_ACTION_ENA_bit
);
70 BEGIN_BATCH_NO_AUTOSTATE(9 + 4);
71 R600_OUT_BATCH(CP_PACKET3(R600_IT_SET_RESOURCE
, 7));
73 if( (1<<i
) & vp
->r700AsmCode
.unVetTexBits
)
75 R600_OUT_BATCH((i
+ VERT_ATTRIB_MAX
+ SQ_FETCH_RESOURCE_VS_OFFSET
) * FETCH_RESOURCE_STRIDE
);
79 R600_OUT_BATCH(i
* 7);
82 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_RESOURCE0
);
83 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_RESOURCE1
);
84 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_RESOURCE2
);
85 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_RESOURCE3
);
86 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_RESOURCE4
);
87 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_RESOURCE5
);
88 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_RESOURCE6
);
89 R600_OUT_BATCH_RELOC(r700
->textures
[i
]->SQ_TEX_RESOURCE2
,
91 r700
->textures
[i
]->SQ_TEX_RESOURCE2
,
92 RADEON_GEM_DOMAIN_GTT
|RADEON_GEM_DOMAIN_VRAM
, 0, 0);
93 R600_OUT_BATCH_RELOC(r700
->textures
[i
]->SQ_TEX_RESOURCE3
,
95 r700
->textures
[i
]->SQ_TEX_RESOURCE3
,
96 RADEON_GEM_DOMAIN_GTT
|RADEON_GEM_DOMAIN_VRAM
, 0, 0);
105 #define SAMPLER_STRIDE 3
107 static void r700SendTexSamplerState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
109 context_t
*context
= R700_CONTEXT(ctx
);
110 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
113 struct r700_vertex_program
*vp
= context
->selected_vp
;
115 BATCH_LOCALS(&context
->radeon
);
116 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
118 for (i
= 0; i
< R700_TEXTURE_NUMBERUNITS
; i
++) {
119 if (ctx
->Texture
.Unit
[i
]._ReallyEnabled
) {
120 radeonTexObj
*t
= r700
->textures
[i
];
122 BEGIN_BATCH_NO_AUTOSTATE(5);
123 R600_OUT_BATCH(CP_PACKET3(R600_IT_SET_SAMPLER
, 3));
125 if( (1<<i
) & vp
->r700AsmCode
.unVetTexBits
)
127 R600_OUT_BATCH((i
+SQ_TEX_SAMPLER_VS_OFFSET
) * SAMPLER_STRIDE
); //work 1
131 R600_OUT_BATCH(i
* 3);
134 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_SAMPLER0
);
135 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_SAMPLER1
);
136 R600_OUT_BATCH(r700
->textures
[i
]->SQ_TEX_SAMPLER2
);
144 static void r700SendTexBorderColorState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
146 context_t
*context
= R700_CONTEXT(ctx
);
147 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
149 BATCH_LOCALS(&context
->radeon
);
150 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
152 for (i
= 0; i
< R700_TEXTURE_NUMBERUNITS
; i
++) {
153 if (ctx
->Texture
.Unit
[i
]._ReallyEnabled
) {
154 radeonTexObj
*t
= r700
->textures
[i
];
156 BEGIN_BATCH_NO_AUTOSTATE(2 + 4);
157 R600_OUT_BATCH_REGSEQ((TD_PS_SAMPLER0_BORDER_RED
+ (i
* 16)), 4);
158 R600_OUT_BATCH(r700
->textures
[i
]->TD_PS_SAMPLER0_BORDER_RED
);
159 R600_OUT_BATCH(r700
->textures
[i
]->TD_PS_SAMPLER0_BORDER_GREEN
);
160 R600_OUT_BATCH(r700
->textures
[i
]->TD_PS_SAMPLER0_BORDER_BLUE
);
161 R600_OUT_BATCH(r700
->textures
[i
]->TD_PS_SAMPLER0_BORDER_ALPHA
);
169 extern int getTypeSize(GLenum type
);
170 static void r700SetupVTXConstants(GLcontext
* ctx
,
172 StreamDesc
* pStreamDesc
)
174 context_t
*context
= R700_CONTEXT(ctx
);
175 struct radeon_aos
* paos
= (struct radeon_aos
*)pAos
;
176 unsigned int nVBsize
;
177 BATCH_LOCALS(&context
->radeon
);
179 unsigned int uSQ_VTX_CONSTANT_WORD0_0
;
180 unsigned int uSQ_VTX_CONSTANT_WORD1_0
;
181 unsigned int uSQ_VTX_CONSTANT_WORD2_0
= 0;
182 unsigned int uSQ_VTX_CONSTANT_WORD3_0
= 0;
183 unsigned int uSQ_VTX_CONSTANT_WORD6_0
= 0;
188 if ((context
->radeon
.radeonScreen
->chip_family
== CHIP_FAMILY_RV610
) ||
189 (context
->radeon
.radeonScreen
->chip_family
== CHIP_FAMILY_RV620
) ||
190 (context
->radeon
.radeonScreen
->chip_family
== CHIP_FAMILY_RS780
) ||
191 (context
->radeon
.radeonScreen
->chip_family
== CHIP_FAMILY_RS880
) ||
192 (context
->radeon
.radeonScreen
->chip_family
== CHIP_FAMILY_RV710
))
193 r700SyncSurf(context
, paos
->bo
, RADEON_GEM_DOMAIN_GTT
, 0, TC_ACTION_ENA_bit
);
195 r700SyncSurf(context
, paos
->bo
, RADEON_GEM_DOMAIN_GTT
, 0, VC_ACTION_ENA_bit
);
197 if(0 == pStreamDesc
->stride
)
199 nVBsize
= paos
->count
* pStreamDesc
->size
* getTypeSize(pStreamDesc
->type
);
203 nVBsize
= (paos
->count
- 1) * pStreamDesc
->stride
204 + pStreamDesc
->size
* getTypeSize(pStreamDesc
->type
);
207 uSQ_VTX_CONSTANT_WORD0_0
= paos
->offset
;
208 uSQ_VTX_CONSTANT_WORD1_0
= nVBsize
- 1;
210 SETfield(uSQ_VTX_CONSTANT_WORD2_0
, 0, BASE_ADDRESS_HI_shift
, BASE_ADDRESS_HI_mask
); /* TODO */
211 SETfield(uSQ_VTX_CONSTANT_WORD2_0
, pStreamDesc
->stride
, SQ_VTX_CONSTANT_WORD2_0__STRIDE_shift
,
212 SQ_VTX_CONSTANT_WORD2_0__STRIDE_mask
);
213 SETfield(uSQ_VTX_CONSTANT_WORD2_0
, GetSurfaceFormat(pStreamDesc
->type
, pStreamDesc
->size
, NULL
),
214 SQ_VTX_CONSTANT_WORD2_0__DATA_FORMAT_shift
,
215 SQ_VTX_CONSTANT_WORD2_0__DATA_FORMAT_mask
); /* TODO : trace back api for initial data type, not only GL_FLOAT */
217 if(GL_TRUE
== pStreamDesc
->normalize
)
219 SETfield(uSQ_VTX_CONSTANT_WORD2_0
, SQ_NUM_FORMAT_NORM
,
220 SQ_VTX_CONSTANT_WORD2_0__NUM_FORMAT_ALL_shift
, SQ_VTX_CONSTANT_WORD2_0__NUM_FORMAT_ALL_mask
);
224 SETfield(uSQ_VTX_CONSTANT_WORD2_0
, SQ_NUM_FORMAT_SCALED
,
225 SQ_VTX_CONSTANT_WORD2_0__NUM_FORMAT_ALL_shift
, SQ_VTX_CONSTANT_WORD2_0__NUM_FORMAT_ALL_mask
);
228 if(1 == pStreamDesc
->_signed
)
230 SETbit(uSQ_VTX_CONSTANT_WORD2_0
, SQ_VTX_CONSTANT_WORD2_0__FORMAT_COMP_ALL_bit
);
233 SETfield(uSQ_VTX_CONSTANT_WORD3_0
, 1, MEM_REQUEST_SIZE_shift
, MEM_REQUEST_SIZE_mask
);
234 SETfield(uSQ_VTX_CONSTANT_WORD6_0
, SQ_TEX_VTX_VALID_BUFFER
,
235 SQ_TEX_RESOURCE_WORD6_0__TYPE_shift
, SQ_TEX_RESOURCE_WORD6_0__TYPE_mask
);
237 BEGIN_BATCH_NO_AUTOSTATE(9 + 2);
239 R600_OUT_BATCH(CP_PACKET3(R600_IT_SET_RESOURCE
, 7));
240 R600_OUT_BATCH((pStreamDesc
->element
+ SQ_FETCH_RESOURCE_VS_OFFSET
) * FETCH_RESOURCE_STRIDE
);
241 R600_OUT_BATCH(uSQ_VTX_CONSTANT_WORD0_0
);
242 R600_OUT_BATCH(uSQ_VTX_CONSTANT_WORD1_0
);
243 R600_OUT_BATCH(uSQ_VTX_CONSTANT_WORD2_0
);
244 R600_OUT_BATCH(uSQ_VTX_CONSTANT_WORD3_0
);
247 R600_OUT_BATCH(uSQ_VTX_CONSTANT_WORD6_0
);
248 R600_OUT_BATCH_RELOC(uSQ_VTX_CONSTANT_WORD0_0
,
250 uSQ_VTX_CONSTANT_WORD0_0
,
251 RADEON_GEM_DOMAIN_GTT
, 0, 0);
257 static void r700SendVTXState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
259 context_t
*context
= R700_CONTEXT(ctx
);
260 struct r700_vertex_program
*vp
= context
->selected_vp
;
261 unsigned int i
, j
= 0;
262 BATCH_LOCALS(&context
->radeon
);
263 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
265 if (context
->radeon
.tcl
.aos_count
== 0)
268 BEGIN_BATCH_NO_AUTOSTATE(6);
269 R600_OUT_BATCH(CP_PACKET3(R600_IT_SET_CTL_CONST
, 1));
270 R600_OUT_BATCH(mmSQ_VTX_BASE_VTX_LOC
- ASIC_CTL_CONST_BASE_INDEX
);
273 R600_OUT_BATCH(CP_PACKET3(R600_IT_SET_CTL_CONST
, 1));
274 R600_OUT_BATCH(mmSQ_VTX_START_INST_LOC
- ASIC_CTL_CONST_BASE_INDEX
);
279 for(i
=0; i
<VERT_ATTRIB_MAX
; i
++) {
280 if(vp
->mesa_program
->Base
.InputsRead
& (1 << i
))
282 r700SetupVTXConstants(ctx
,
283 (void*)(&context
->radeon
.tcl
.aos
[j
]),
284 &(context
->stream_desc
[j
]));
290 static void r700SetRenderTarget(context_t
*context
, int id
)
292 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
293 uint32_t format
= COLOR_8_8_8_8
, comp_swap
= SWAP_ALT
, number_type
= NUMBER_UNORM
;
294 struct radeon_renderbuffer
*rrb
;
295 unsigned int nPitchInPixel
;
297 rrb
= radeon_get_colorbuffer(&context
->radeon
);
298 if (!rrb
|| !rrb
->bo
) {
302 R600_STATECHANGE(context
, cb_target
);
305 r700
->render_target
[id
].CB_COLOR0_BASE
.u32All
= context
->radeon
.state
.color
.draw_offset
/ 256;
307 nPitchInPixel
= rrb
->pitch
/rrb
->cpp
;
308 SETfield(r700
->render_target
[id
].CB_COLOR0_SIZE
.u32All
, (nPitchInPixel
/8)-1,
309 PITCH_TILE_MAX_shift
, PITCH_TILE_MAX_mask
);
310 SETfield(r700
->render_target
[id
].CB_COLOR0_SIZE
.u32All
, ( (nPitchInPixel
* context
->radeon
.radeonScreen
->driScreen
->fbHeight
)/64 )-1,
311 SLICE_TILE_MAX_shift
, SLICE_TILE_MAX_mask
);
312 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, ENDIAN_NONE
, ENDIAN_shift
, ENDIAN_mask
);
313 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, ARRAY_LINEAR_GENERAL
,
314 CB_COLOR0_INFO__ARRAY_MODE_shift
, CB_COLOR0_INFO__ARRAY_MODE_mask
);
316 switch (rrb
->base
.Format
) {
317 case MESA_FORMAT_RGBA8888
:
318 format
= COLOR_8_8_8_8
;
319 comp_swap
= SWAP_STD_REV
;
320 number_type
= NUMBER_UNORM
;
321 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
323 case MESA_FORMAT_SIGNED_RGBA8888
:
324 format
= COLOR_8_8_8_8
;
325 comp_swap
= SWAP_STD_REV
;
326 number_type
= NUMBER_SNORM
;
327 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
329 case MESA_FORMAT_RGBA8888_REV
:
330 format
= COLOR_8_8_8_8
;
331 comp_swap
= SWAP_STD
;
332 number_type
= NUMBER_UNORM
;
333 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
335 case MESA_FORMAT_SIGNED_RGBA8888_REV
:
336 format
= COLOR_8_8_8_8
;
337 comp_swap
= SWAP_STD
;
338 number_type
= NUMBER_SNORM
;
339 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
341 case MESA_FORMAT_ARGB8888
:
342 case MESA_FORMAT_XRGB8888
:
343 format
= COLOR_8_8_8_8
;
344 comp_swap
= SWAP_ALT
;
345 number_type
= NUMBER_UNORM
;
346 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
348 case MESA_FORMAT_ARGB8888_REV
:
349 case MESA_FORMAT_XRGB8888_REV
:
350 format
= COLOR_8_8_8_8
;
351 comp_swap
= SWAP_ALT_REV
;
352 number_type
= NUMBER_UNORM
;
353 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
355 case MESA_FORMAT_RGB565
:
356 format
= COLOR_5_6_5
;
357 comp_swap
= SWAP_STD_REV
;
358 number_type
= NUMBER_UNORM
;
359 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
361 case MESA_FORMAT_RGB565_REV
:
362 format
= COLOR_5_6_5
;
363 comp_swap
= SWAP_STD
;
364 number_type
= NUMBER_UNORM
;
365 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
367 case MESA_FORMAT_ARGB4444
:
368 format
= COLOR_4_4_4_4
;
369 comp_swap
= SWAP_ALT
;
370 number_type
= NUMBER_UNORM
;
371 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
373 case MESA_FORMAT_ARGB4444_REV
:
374 format
= COLOR_4_4_4_4
;
375 comp_swap
= SWAP_ALT_REV
;
376 number_type
= NUMBER_UNORM
;
377 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
379 case MESA_FORMAT_ARGB1555
:
380 format
= COLOR_1_5_5_5
;
381 comp_swap
= SWAP_ALT
;
382 number_type
= NUMBER_UNORM
;
383 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
385 case MESA_FORMAT_ARGB1555_REV
:
386 format
= COLOR_1_5_5_5
;
387 comp_swap
= SWAP_ALT_REV
;
388 number_type
= NUMBER_UNORM
;
389 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
391 case MESA_FORMAT_AL88
:
393 comp_swap
= SWAP_STD
;
394 number_type
= NUMBER_UNORM
;
395 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
397 case MESA_FORMAT_AL88_REV
:
399 comp_swap
= SWAP_STD_REV
;
400 number_type
= NUMBER_UNORM
;
401 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
403 case MESA_FORMAT_RGB332
:
404 format
= COLOR_3_3_2
;
405 comp_swap
= SWAP_STD_REV
;
406 number_type
= NUMBER_UNORM
;
407 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
411 comp_swap
= SWAP_ALT_REV
;
412 number_type
= NUMBER_UNORM
;
413 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
416 case MESA_FORMAT_CI8
:
418 comp_swap
= SWAP_STD
;
419 number_type
= NUMBER_UNORM
;
420 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
424 comp_swap
= SWAP_ALT
;
425 number_type
= NUMBER_UNORM
;
426 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
428 case MESA_FORMAT_RGBA_FLOAT32
:
429 format
= COLOR_32_32_32_32_FLOAT
;
430 comp_swap
= SWAP_STD_REV
;
431 number_type
= NUMBER_FLOAT
;
432 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, BLEND_FLOAT32_bit
);
433 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
435 case MESA_FORMAT_RGBA_FLOAT16
:
436 format
= COLOR_16_16_16_16_FLOAT
;
437 comp_swap
= SWAP_STD_REV
;
438 number_type
= NUMBER_FLOAT
;
439 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
441 case MESA_FORMAT_ALPHA_FLOAT32
:
442 format
= COLOR_32_FLOAT
;
443 comp_swap
= SWAP_ALT_REV
;
444 number_type
= NUMBER_FLOAT
;
445 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, BLEND_FLOAT32_bit
);
446 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
448 case MESA_FORMAT_ALPHA_FLOAT16
:
449 format
= COLOR_16_FLOAT
;
450 comp_swap
= SWAP_ALT_REV
;
451 number_type
= NUMBER_FLOAT
;
452 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
454 case MESA_FORMAT_LUMINANCE_FLOAT32
:
455 format
= COLOR_32_FLOAT
;
456 comp_swap
= SWAP_ALT
;
457 number_type
= NUMBER_FLOAT
;
458 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, BLEND_FLOAT32_bit
);
459 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
461 case MESA_FORMAT_LUMINANCE_FLOAT16
:
462 format
= COLOR_16_FLOAT
;
463 comp_swap
= SWAP_ALT
;
464 number_type
= NUMBER_FLOAT
;
465 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
467 case MESA_FORMAT_LUMINANCE_ALPHA_FLOAT32
:
468 format
= COLOR_32_32_FLOAT
;
469 comp_swap
= SWAP_ALT_REV
;
470 number_type
= NUMBER_FLOAT
;
471 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, BLEND_FLOAT32_bit
);
472 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
474 case MESA_FORMAT_LUMINANCE_ALPHA_FLOAT16
:
475 format
= COLOR_16_16_FLOAT
;
476 comp_swap
= SWAP_ALT_REV
;
477 number_type
= NUMBER_FLOAT
;
478 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
480 case MESA_FORMAT_INTENSITY_FLOAT32
: /* X, X, X, X */
481 format
= COLOR_32_FLOAT
;
482 comp_swap
= SWAP_STD
;
483 number_type
= NUMBER_FLOAT
;
484 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, BLEND_FLOAT32_bit
);
485 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
487 case MESA_FORMAT_INTENSITY_FLOAT16
: /* X, X, X, X */
488 format
= COLOR_16_FLOAT
;
489 comp_swap
= SWAP_STD
;
490 number_type
= NUMBER_UNORM
;
491 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
493 case MESA_FORMAT_X8_Z24
:
494 case MESA_FORMAT_S8_Z24
:
496 comp_swap
= SWAP_STD
;
497 number_type
= NUMBER_UNORM
;
498 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, ARRAY_1D_TILED_THIN1
,
499 CB_COLOR0_INFO__ARRAY_MODE_shift
, CB_COLOR0_INFO__ARRAY_MODE_mask
);
500 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
502 case MESA_FORMAT_Z24_S8
:
504 comp_swap
= SWAP_STD
;
505 number_type
= NUMBER_UNORM
;
506 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, ARRAY_1D_TILED_THIN1
,
507 CB_COLOR0_INFO__ARRAY_MODE_shift
, CB_COLOR0_INFO__ARRAY_MODE_mask
);
508 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
510 case MESA_FORMAT_Z16
:
512 comp_swap
= SWAP_STD
;
513 number_type
= NUMBER_UNORM
;
514 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, ARRAY_1D_TILED_THIN1
,
515 CB_COLOR0_INFO__ARRAY_MODE_shift
, CB_COLOR0_INFO__ARRAY_MODE_mask
);
516 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
518 case MESA_FORMAT_Z32
:
520 comp_swap
= SWAP_STD
;
521 number_type
= NUMBER_UNORM
;
522 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, ARRAY_1D_TILED_THIN1
,
523 CB_COLOR0_INFO__ARRAY_MODE_shift
, CB_COLOR0_INFO__ARRAY_MODE_mask
);
524 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
526 case MESA_FORMAT_SRGBA8
:
527 format
= COLOR_8_8_8_8
;
528 comp_swap
= SWAP_STD_REV
;
529 number_type
= NUMBER_SRGB
;
530 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
532 case MESA_FORMAT_SLA8
:
534 comp_swap
= SWAP_ALT_REV
;
535 number_type
= NUMBER_SRGB
;
536 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
538 case MESA_FORMAT_SL8
:
540 comp_swap
= SWAP_ALT_REV
;
541 number_type
= NUMBER_SRGB
;
542 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, SOURCE_FORMAT_bit
);
545 _mesa_problem(context
->radeon
.glCtx
, "unexpected format in r700SetRenderTarget()");
549 /* must be 0 on r7xx */
550 if (context
->radeon
.radeonScreen
->chip_family
>= CHIP_FAMILY_RV770
)
551 CLEARbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, BLEND_FLOAT32_bit
);
553 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, format
,
554 CB_COLOR0_INFO__FORMAT_shift
, CB_COLOR0_INFO__FORMAT_mask
);
555 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, comp_swap
,
556 COMP_SWAP_shift
, COMP_SWAP_mask
);
557 SETfield(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, number_type
,
558 NUMBER_TYPE_shift
, NUMBER_TYPE_mask
);
559 SETbit(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
, BLEND_CLAMP_bit
);
561 r700
->render_target
[id
].enabled
= GL_TRUE
;
564 static void r700SetDepthTarget(context_t
*context
)
566 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
568 struct radeon_renderbuffer
*rrb
;
569 unsigned int nPitchInPixel
;
571 rrb
= radeon_get_depthbuffer(&context
->radeon
);
575 R600_STATECHANGE(context
, db_target
);
578 r700
->DB_DEPTH_SIZE
.u32All
= 0;
579 r700
->DB_DEPTH_BASE
.u32All
= 0;
580 r700
->DB_DEPTH_INFO
.u32All
= 0;
581 r700
->DB_DEPTH_VIEW
.u32All
= 0;
583 nPitchInPixel
= rrb
->pitch
/rrb
->cpp
;
585 SETfield(r700
->DB_DEPTH_SIZE
.u32All
, (nPitchInPixel
/8)-1,
586 PITCH_TILE_MAX_shift
, PITCH_TILE_MAX_mask
);
587 SETfield(r700
->DB_DEPTH_SIZE
.u32All
, ( (nPitchInPixel
* context
->radeon
.radeonScreen
->driScreen
->fbHeight
)/64 )-1,
588 SLICE_TILE_MAX_shift
, SLICE_TILE_MAX_mask
); /* size in pixel / 64 - 1 */
592 SETfield(r700
->DB_DEPTH_INFO
.u32All
, DEPTH_8_24
,
593 DB_DEPTH_INFO__FORMAT_shift
, DB_DEPTH_INFO__FORMAT_mask
);
597 SETfield(r700
->DB_DEPTH_INFO
.u32All
, DEPTH_16
,
598 DB_DEPTH_INFO__FORMAT_shift
, DB_DEPTH_INFO__FORMAT_mask
);
600 SETfield(r700
->DB_DEPTH_INFO
.u32All
, ARRAY_1D_TILED_THIN1
,
601 DB_DEPTH_INFO__ARRAY_MODE_shift
, DB_DEPTH_INFO__ARRAY_MODE_mask
);
602 /* r700->DB_PREFETCH_LIMIT.bits.DEPTH_HEIGHT_TILE_MAX = (context->currentDraw->h >> 3) - 1; */ /* z buffer sie may much bigger than what need, so use actual used h. */
605 static void r700SendDepthTargetState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
607 context_t
*context
= R700_CONTEXT(ctx
);
608 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
609 struct radeon_renderbuffer
*rrb
;
610 BATCH_LOCALS(&context
->radeon
);
611 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
613 rrb
= radeon_get_depthbuffer(&context
->radeon
);
614 if (!rrb
|| !rrb
->bo
) {
618 r700SetDepthTarget(context
);
620 BEGIN_BATCH_NO_AUTOSTATE(7 + 2);
621 R600_OUT_BATCH_REGSEQ(DB_DEPTH_SIZE
, 2);
622 R600_OUT_BATCH(r700
->DB_DEPTH_SIZE
.u32All
);
623 R600_OUT_BATCH(r700
->DB_DEPTH_VIEW
.u32All
);
624 R600_OUT_BATCH_REGSEQ(DB_DEPTH_BASE
, 1);
625 R600_OUT_BATCH(r700
->DB_DEPTH_BASE
.u32All
);
626 R600_OUT_BATCH_RELOC(r700
->DB_DEPTH_BASE
.u32All
,
628 r700
->DB_DEPTH_BASE
.u32All
,
629 0, RADEON_GEM_DOMAIN_VRAM
, 0);
631 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
632 R600_OUT_BATCH_REGSEQ(DB_DEPTH_INFO
, 1);
633 R600_OUT_BATCH(r700
->DB_DEPTH_INFO
.u32All
);
634 R600_OUT_BATCH_RELOC(r700
->DB_DEPTH_INFO
.u32All
,
636 r700
->DB_DEPTH_INFO
.u32All
,
637 0, RADEON_GEM_DOMAIN_VRAM
, 0);
640 if ((context
->radeon
.radeonScreen
->chip_family
> CHIP_FAMILY_R600
) &&
641 (context
->radeon
.radeonScreen
->chip_family
< CHIP_FAMILY_RV770
)) {
642 BEGIN_BATCH_NO_AUTOSTATE(2);
643 R600_OUT_BATCH(CP_PACKET3(R600_IT_SURFACE_BASE_UPDATE
, 0));
644 R600_OUT_BATCH(1 << 0);
652 static void r700SendRenderTargetState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
654 context_t
*context
= R700_CONTEXT(ctx
);
655 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
656 struct radeon_renderbuffer
*rrb
;
657 BATCH_LOCALS(&context
->radeon
);
659 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
661 rrb
= radeon_get_colorbuffer(&context
->radeon
);
662 if (!rrb
|| !rrb
->bo
) {
666 r700SetRenderTarget(context
, 0);
668 if (id
> R700_MAX_RENDER_TARGETS
)
671 if (!r700
->render_target
[id
].enabled
)
674 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
675 R600_OUT_BATCH_REGSEQ(CB_COLOR0_BASE
+ (4 * id
), 1);
676 R600_OUT_BATCH(r700
->render_target
[id
].CB_COLOR0_BASE
.u32All
);
677 R600_OUT_BATCH_RELOC(r700
->render_target
[id
].CB_COLOR0_BASE
.u32All
,
679 r700
->render_target
[id
].CB_COLOR0_BASE
.u32All
,
680 0, RADEON_GEM_DOMAIN_VRAM
, 0);
683 if ((context
->radeon
.radeonScreen
->chip_family
> CHIP_FAMILY_R600
) &&
684 (context
->radeon
.radeonScreen
->chip_family
< CHIP_FAMILY_RV770
)) {
685 BEGIN_BATCH_NO_AUTOSTATE(2);
686 R600_OUT_BATCH(CP_PACKET3(R600_IT_SURFACE_BASE_UPDATE
, 0));
687 R600_OUT_BATCH((2 << id
));
690 /* Set CMASK & TILE buffer to the offset of color buffer as
691 * we don't use those this shouldn't cause any issue and we
692 * then have a valid cmd stream
694 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
695 R600_OUT_BATCH_REGSEQ(CB_COLOR0_TILE
+ (4 * id
), 1);
696 R600_OUT_BATCH(r700
->render_target
[id
].CB_COLOR0_TILE
.u32All
);
697 R600_OUT_BATCH_RELOC(r700
->render_target
[id
].CB_COLOR0_TILE
.u32All
,
699 r700
->render_target
[id
].CB_COLOR0_TILE
.u32All
,
700 0, RADEON_GEM_DOMAIN_VRAM
, 0);
702 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
703 R600_OUT_BATCH_REGSEQ(CB_COLOR0_FRAG
+ (4 * id
), 1);
704 R600_OUT_BATCH(r700
->render_target
[id
].CB_COLOR0_FRAG
.u32All
);
705 R600_OUT_BATCH_RELOC(r700
->render_target
[id
].CB_COLOR0_FRAG
.u32All
,
707 r700
->render_target
[id
].CB_COLOR0_FRAG
.u32All
,
708 0, RADEON_GEM_DOMAIN_VRAM
, 0);
711 BEGIN_BATCH_NO_AUTOSTATE(9);
712 R600_OUT_BATCH_REGVAL(CB_COLOR0_SIZE
+ (4 * id
), r700
->render_target
[id
].CB_COLOR0_SIZE
.u32All
);
713 R600_OUT_BATCH_REGVAL(CB_COLOR0_VIEW
+ (4 * id
), r700
->render_target
[id
].CB_COLOR0_VIEW
.u32All
);
714 R600_OUT_BATCH_REGVAL(CB_COLOR0_MASK
+ (4 * id
), r700
->render_target
[id
].CB_COLOR0_MASK
.u32All
);
717 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
718 R600_OUT_BATCH_REGVAL(CB_COLOR0_INFO
+ (4 * id
), r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
);
719 R600_OUT_BATCH_RELOC(r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
,
721 r700
->render_target
[id
].CB_COLOR0_INFO
.u32All
,
722 0, RADEON_GEM_DOMAIN_VRAM
, 0);
730 static void r700SendPSState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
732 context_t
*context
= R700_CONTEXT(ctx
);
733 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
734 struct radeon_bo
* pbo
;
735 BATCH_LOCALS(&context
->radeon
);
736 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
738 pbo
= (struct radeon_bo
*)r700GetActiveFpShaderBo(GL_CONTEXT(context
));
743 r700SyncSurf(context
, pbo
, RADEON_GEM_DOMAIN_GTT
, 0, SH_ACTION_ENA_bit
);
745 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
746 R600_OUT_BATCH_REGSEQ(SQ_PGM_START_PS
, 1);
747 R600_OUT_BATCH(r700
->ps
.SQ_PGM_START_PS
.u32All
);
748 R600_OUT_BATCH_RELOC(r700
->ps
.SQ_PGM_START_PS
.u32All
,
750 r700
->ps
.SQ_PGM_START_PS
.u32All
,
751 RADEON_GEM_DOMAIN_GTT
, 0, 0);
754 BEGIN_BATCH_NO_AUTOSTATE(9);
755 R600_OUT_BATCH_REGVAL(SQ_PGM_RESOURCES_PS
, r700
->ps
.SQ_PGM_RESOURCES_PS
.u32All
);
756 R600_OUT_BATCH_REGVAL(SQ_PGM_EXPORTS_PS
, r700
->ps
.SQ_PGM_EXPORTS_PS
.u32All
);
757 R600_OUT_BATCH_REGVAL(SQ_PGM_CF_OFFSET_PS
, r700
->ps
.SQ_PGM_CF_OFFSET_PS
.u32All
);
760 BEGIN_BATCH_NO_AUTOSTATE(3);
761 R600_OUT_BATCH_REGVAL(SQ_LOOP_CONST_0
, 0x01000FFF);
768 static void r700SendVSState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
770 context_t
*context
= R700_CONTEXT(ctx
);
771 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
772 struct radeon_bo
* pbo
;
773 BATCH_LOCALS(&context
->radeon
);
774 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
776 pbo
= (struct radeon_bo
*)r700GetActiveVpShaderBo(GL_CONTEXT(context
));
781 r700SyncSurf(context
, pbo
, RADEON_GEM_DOMAIN_GTT
, 0, SH_ACTION_ENA_bit
);
783 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
784 R600_OUT_BATCH_REGSEQ(SQ_PGM_START_VS
, 1);
785 R600_OUT_BATCH(r700
->vs
.SQ_PGM_START_VS
.u32All
);
786 R600_OUT_BATCH_RELOC(r700
->vs
.SQ_PGM_START_VS
.u32All
,
788 r700
->vs
.SQ_PGM_START_VS
.u32All
,
789 RADEON_GEM_DOMAIN_GTT
, 0, 0);
792 BEGIN_BATCH_NO_AUTOSTATE(6);
793 R600_OUT_BATCH_REGVAL(SQ_PGM_RESOURCES_VS
, r700
->vs
.SQ_PGM_RESOURCES_VS
.u32All
);
794 R600_OUT_BATCH_REGVAL(SQ_PGM_CF_OFFSET_VS
, r700
->vs
.SQ_PGM_CF_OFFSET_VS
.u32All
);
797 BEGIN_BATCH_NO_AUTOSTATE(3);
798 R600_OUT_BATCH_REGVAL((SQ_LOOP_CONST_0
+ 32*4), 0x0100000F);
799 //R600_OUT_BATCH_REGVAL((SQ_LOOP_CONST_0 + (SQ_LOOP_CONST_vs<2)), 0x0100000F);
805 static void r700SendFSState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
807 context_t
*context
= R700_CONTEXT(ctx
);
808 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
809 struct radeon_bo
* pbo
;
810 BATCH_LOCALS(&context
->radeon
);
811 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
814 * R6xx chips require a FS be emitted, even if it's not used.
815 * since we aren't using FS yet, just send the VS address to make
816 * the kernel command checker happy
818 pbo
= (struct radeon_bo
*)r700GetActiveVpShaderBo(GL_CONTEXT(context
));
819 r700
->fs
.SQ_PGM_START_FS
.u32All
= r700
->vs
.SQ_PGM_START_VS
.u32All
;
820 r700
->fs
.SQ_PGM_RESOURCES_FS
.u32All
= 0;
821 r700
->fs
.SQ_PGM_CF_OFFSET_FS
.u32All
= 0;
827 r700SyncSurf(context
, pbo
, RADEON_GEM_DOMAIN_GTT
, 0, SH_ACTION_ENA_bit
);
829 BEGIN_BATCH_NO_AUTOSTATE(3 + 2);
830 R600_OUT_BATCH_REGSEQ(SQ_PGM_START_FS
, 1);
831 R600_OUT_BATCH(r700
->fs
.SQ_PGM_START_FS
.u32All
);
832 R600_OUT_BATCH_RELOC(r700
->fs
.SQ_PGM_START_FS
.u32All
,
834 r700
->fs
.SQ_PGM_START_FS
.u32All
,
835 RADEON_GEM_DOMAIN_GTT
, 0, 0);
838 BEGIN_BATCH_NO_AUTOSTATE(6);
839 R600_OUT_BATCH_REGVAL(SQ_PGM_RESOURCES_FS
, r700
->fs
.SQ_PGM_RESOURCES_FS
.u32All
);
840 R600_OUT_BATCH_REGVAL(SQ_PGM_CF_OFFSET_FS
, r700
->fs
.SQ_PGM_CF_OFFSET_FS
.u32All
);
847 static void r700SendViewportState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
849 context_t
*context
= R700_CONTEXT(ctx
);
850 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
851 BATCH_LOCALS(&context
->radeon
);
853 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
855 if (id
> R700_MAX_VIEWPORTS
)
858 if (!r700
->viewport
[id
].enabled
)
861 BEGIN_BATCH_NO_AUTOSTATE(16);
862 R600_OUT_BATCH_REGSEQ(PA_SC_VPORT_SCISSOR_0_TL
+ (8 * id
), 2);
863 R600_OUT_BATCH(r700
->viewport
[id
].PA_SC_VPORT_SCISSOR_0_TL
.u32All
);
864 R600_OUT_BATCH(r700
->viewport
[id
].PA_SC_VPORT_SCISSOR_0_BR
.u32All
);
865 R600_OUT_BATCH_REGSEQ(PA_SC_VPORT_ZMIN_0
+ (8 * id
), 2);
866 R600_OUT_BATCH(r700
->viewport
[id
].PA_SC_VPORT_ZMIN_0
.u32All
);
867 R600_OUT_BATCH(r700
->viewport
[id
].PA_SC_VPORT_ZMAX_0
.u32All
);
868 R600_OUT_BATCH_REGSEQ(PA_CL_VPORT_XSCALE_0
+ (24 * id
), 6);
869 R600_OUT_BATCH(r700
->viewport
[id
].PA_CL_VPORT_XSCALE
.u32All
);
870 R600_OUT_BATCH(r700
->viewport
[id
].PA_CL_VPORT_XOFFSET
.u32All
);
871 R600_OUT_BATCH(r700
->viewport
[id
].PA_CL_VPORT_YSCALE
.u32All
);
872 R600_OUT_BATCH(r700
->viewport
[id
].PA_CL_VPORT_YOFFSET
.u32All
);
873 R600_OUT_BATCH(r700
->viewport
[id
].PA_CL_VPORT_ZSCALE
.u32All
);
874 R600_OUT_BATCH(r700
->viewport
[id
].PA_CL_VPORT_ZOFFSET
.u32All
);
881 static void r700SendSQConfig(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
883 context_t
*context
= R700_CONTEXT(ctx
);
884 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
885 BATCH_LOCALS(&context
->radeon
);
886 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
888 BEGIN_BATCH_NO_AUTOSTATE(34);
889 R600_OUT_BATCH_REGSEQ(SQ_CONFIG
, 6);
890 R600_OUT_BATCH(r700
->sq_config
.SQ_CONFIG
.u32All
);
891 R600_OUT_BATCH(r700
->sq_config
.SQ_GPR_RESOURCE_MGMT_1
.u32All
);
892 R600_OUT_BATCH(r700
->sq_config
.SQ_GPR_RESOURCE_MGMT_2
.u32All
);
893 R600_OUT_BATCH(r700
->sq_config
.SQ_THREAD_RESOURCE_MGMT
.u32All
);
894 R600_OUT_BATCH(r700
->sq_config
.SQ_STACK_RESOURCE_MGMT_1
.u32All
);
895 R600_OUT_BATCH(r700
->sq_config
.SQ_STACK_RESOURCE_MGMT_2
.u32All
);
897 R600_OUT_BATCH_REGVAL(TA_CNTL_AUX
, r700
->TA_CNTL_AUX
.u32All
);
898 R600_OUT_BATCH_REGVAL(VC_ENHANCE
, r700
->VC_ENHANCE
.u32All
);
899 R600_OUT_BATCH_REGVAL(R7xx_SQ_DYN_GPR_CNTL_PS_FLUSH_REQ
, r700
->SQ_DYN_GPR_CNTL_PS_FLUSH_REQ
.u32All
);
900 R600_OUT_BATCH_REGVAL(DB_DEBUG
, r700
->DB_DEBUG
.u32All
);
901 R600_OUT_BATCH_REGVAL(DB_WATERMARKS
, r700
->DB_WATERMARKS
.u32All
);
903 R600_OUT_BATCH_REGSEQ(SQ_ESGS_RING_ITEMSIZE
, 9);
904 R600_OUT_BATCH(r700
->SQ_ESGS_RING_ITEMSIZE
.u32All
);
905 R600_OUT_BATCH(r700
->SQ_GSVS_RING_ITEMSIZE
.u32All
);
906 R600_OUT_BATCH(r700
->SQ_ESTMP_RING_ITEMSIZE
.u32All
);
907 R600_OUT_BATCH(r700
->SQ_GSTMP_RING_ITEMSIZE
.u32All
);
908 R600_OUT_BATCH(r700
->SQ_VSTMP_RING_ITEMSIZE
.u32All
);
909 R600_OUT_BATCH(r700
->SQ_PSTMP_RING_ITEMSIZE
.u32All
);
910 R600_OUT_BATCH(r700
->SQ_FBUF_RING_ITEMSIZE
.u32All
);
911 R600_OUT_BATCH(r700
->SQ_REDUC_RING_ITEMSIZE
.u32All
);
912 R600_OUT_BATCH(r700
->SQ_GS_VERT_ITEMSIZE
.u32All
);
918 static void r700SendUCPState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
920 context_t
*context
= R700_CONTEXT(ctx
);
921 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
922 BATCH_LOCALS(&context
->radeon
);
924 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
926 for (i
= 0; i
< R700_MAX_UCP
; i
++) {
927 if (r700
->ucp
[i
].enabled
) {
928 BEGIN_BATCH_NO_AUTOSTATE(6);
929 R600_OUT_BATCH_REGSEQ(PA_CL_UCP_0_X
+ (16 * i
), 4);
930 R600_OUT_BATCH(r700
->ucp
[i
].PA_CL_UCP_0_X
.u32All
);
931 R600_OUT_BATCH(r700
->ucp
[i
].PA_CL_UCP_0_Y
.u32All
);
932 R600_OUT_BATCH(r700
->ucp
[i
].PA_CL_UCP_0_Z
.u32All
);
933 R600_OUT_BATCH(r700
->ucp
[i
].PA_CL_UCP_0_W
.u32All
);
940 static void r700SendSPIState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
942 context_t
*context
= R700_CONTEXT(ctx
);
943 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
944 BATCH_LOCALS(&context
->radeon
);
946 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
948 BEGIN_BATCH_NO_AUTOSTATE(59 + R700_MAX_SHADER_EXPORTS
);
950 R600_OUT_BATCH_REGSEQ(SQ_VTX_SEMANTIC_0
, 32);
951 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_0
.u32All
);
952 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_1
.u32All
);
953 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_2
.u32All
);
954 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_3
.u32All
);
955 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_4
.u32All
);
956 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_5
.u32All
);
957 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_6
.u32All
);
958 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_7
.u32All
);
959 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_8
.u32All
);
960 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_9
.u32All
);
961 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_10
.u32All
);
962 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_11
.u32All
);
963 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_12
.u32All
);
964 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_13
.u32All
);
965 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_14
.u32All
);
966 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_15
.u32All
);
967 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_16
.u32All
);
968 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_17
.u32All
);
969 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_18
.u32All
);
970 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_19
.u32All
);
971 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_20
.u32All
);
972 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_21
.u32All
);
973 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_22
.u32All
);
974 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_23
.u32All
);
975 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_24
.u32All
);
976 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_25
.u32All
);
977 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_26
.u32All
);
978 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_27
.u32All
);
979 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_28
.u32All
);
980 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_29
.u32All
);
981 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_30
.u32All
);
982 R600_OUT_BATCH(r700
->SQ_VTX_SEMANTIC_31
.u32All
);
984 R600_OUT_BATCH_REGSEQ(SPI_VS_OUT_ID_0
, 10);
985 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_0
.u32All
);
986 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_1
.u32All
);
987 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_2
.u32All
);
988 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_3
.u32All
);
989 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_4
.u32All
);
990 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_5
.u32All
);
991 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_6
.u32All
);
992 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_7
.u32All
);
993 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_8
.u32All
);
994 R600_OUT_BATCH(r700
->SPI_VS_OUT_ID_9
.u32All
);
996 R600_OUT_BATCH_REGSEQ(SPI_VS_OUT_CONFIG
, 9);
997 R600_OUT_BATCH(r700
->SPI_VS_OUT_CONFIG
.u32All
);
998 R600_OUT_BATCH(r700
->SPI_THREAD_GROUPING
.u32All
);
999 R600_OUT_BATCH(r700
->SPI_PS_IN_CONTROL_0
.u32All
);
1000 R600_OUT_BATCH(r700
->SPI_PS_IN_CONTROL_1
.u32All
);
1001 R600_OUT_BATCH(r700
->SPI_INTERP_CONTROL_0
.u32All
);
1002 R600_OUT_BATCH(r700
->SPI_INPUT_Z
.u32All
);
1003 R600_OUT_BATCH(r700
->SPI_FOG_CNTL
.u32All
);
1004 R600_OUT_BATCH(r700
->SPI_FOG_FUNC_SCALE
.u32All
);
1005 R600_OUT_BATCH(r700
->SPI_FOG_FUNC_BIAS
.u32All
);
1007 R600_OUT_BATCH_REGSEQ(SPI_PS_INPUT_CNTL_0
, R700_MAX_SHADER_EXPORTS
);
1008 for(ui
= 0; ui
< R700_MAX_SHADER_EXPORTS
; ui
++)
1009 R600_OUT_BATCH(r700
->SPI_PS_INPUT_CNTL
[ui
].u32All
);
1015 static void r700SendVGTState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1017 context_t
*context
= R700_CONTEXT(ctx
);
1018 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1019 BATCH_LOCALS(&context
->radeon
);
1020 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1022 BEGIN_BATCH_NO_AUTOSTATE(41);
1024 R600_OUT_BATCH_REGSEQ(VGT_MAX_VTX_INDX
, 4);
1025 R600_OUT_BATCH(r700
->VGT_MAX_VTX_INDX
.u32All
);
1026 R600_OUT_BATCH(r700
->VGT_MIN_VTX_INDX
.u32All
);
1027 R600_OUT_BATCH(r700
->VGT_INDX_OFFSET
.u32All
);
1028 R600_OUT_BATCH(r700
->VGT_MULTI_PRIM_IB_RESET_INDX
.u32All
);
1030 R600_OUT_BATCH_REGSEQ(VGT_OUTPUT_PATH_CNTL
, 13);
1031 R600_OUT_BATCH(r700
->VGT_OUTPUT_PATH_CNTL
.u32All
);
1032 R600_OUT_BATCH(r700
->VGT_HOS_CNTL
.u32All
);
1033 R600_OUT_BATCH(r700
->VGT_HOS_MAX_TESS_LEVEL
.u32All
);
1034 R600_OUT_BATCH(r700
->VGT_HOS_MIN_TESS_LEVEL
.u32All
);
1035 R600_OUT_BATCH(r700
->VGT_HOS_REUSE_DEPTH
.u32All
);
1036 R600_OUT_BATCH(r700
->VGT_GROUP_PRIM_TYPE
.u32All
);
1037 R600_OUT_BATCH(r700
->VGT_GROUP_FIRST_DECR
.u32All
);
1038 R600_OUT_BATCH(r700
->VGT_GROUP_DECR
.u32All
);
1039 R600_OUT_BATCH(r700
->VGT_GROUP_VECT_0_CNTL
.u32All
);
1040 R600_OUT_BATCH(r700
->VGT_GROUP_VECT_1_CNTL
.u32All
);
1041 R600_OUT_BATCH(r700
->VGT_GROUP_VECT_0_FMT_CNTL
.u32All
);
1042 R600_OUT_BATCH(r700
->VGT_GROUP_VECT_1_FMT_CNTL
.u32All
);
1043 R600_OUT_BATCH(r700
->VGT_GS_MODE
.u32All
);
1045 R600_OUT_BATCH_REGVAL(VGT_PRIMITIVEID_EN
, r700
->VGT_PRIMITIVEID_EN
.u32All
);
1046 R600_OUT_BATCH_REGVAL(VGT_MULTI_PRIM_IB_RESET_EN
, r700
->VGT_MULTI_PRIM_IB_RESET_EN
.u32All
);
1047 R600_OUT_BATCH_REGVAL(VGT_INSTANCE_STEP_RATE_0
, r700
->VGT_INSTANCE_STEP_RATE_0
.u32All
);
1048 R600_OUT_BATCH_REGVAL(VGT_INSTANCE_STEP_RATE_1
, r700
->VGT_INSTANCE_STEP_RATE_1
.u32All
);
1050 R600_OUT_BATCH_REGSEQ(VGT_STRMOUT_EN
, 3);
1051 R600_OUT_BATCH(r700
->VGT_STRMOUT_EN
.u32All
);
1052 R600_OUT_BATCH(r700
->VGT_REUSE_OFF
.u32All
);
1053 R600_OUT_BATCH(r700
->VGT_VTX_CNT_EN
.u32All
);
1055 R600_OUT_BATCH_REGVAL(VGT_STRMOUT_BUFFER_EN
, r700
->VGT_STRMOUT_BUFFER_EN
.u32All
);
1061 static void r700SendSXState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1063 context_t
*context
= R700_CONTEXT(ctx
);
1064 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1065 BATCH_LOCALS(&context
->radeon
);
1066 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1068 BEGIN_BATCH_NO_AUTOSTATE(9);
1069 R600_OUT_BATCH_REGVAL(SX_MISC
, r700
->SX_MISC
.u32All
);
1070 R600_OUT_BATCH_REGVAL(SX_ALPHA_TEST_CONTROL
, r700
->SX_ALPHA_TEST_CONTROL
.u32All
);
1071 R600_OUT_BATCH_REGVAL(SX_ALPHA_REF
, r700
->SX_ALPHA_REF
.u32All
);
1076 static void r700SendDBState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1078 context_t
*context
= R700_CONTEXT(ctx
);
1079 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1080 BATCH_LOCALS(&context
->radeon
);
1081 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1083 BEGIN_BATCH_NO_AUTOSTATE(17);
1085 R600_OUT_BATCH_REGSEQ(DB_STENCIL_CLEAR
, 2);
1086 R600_OUT_BATCH(r700
->DB_STENCIL_CLEAR
.u32All
);
1087 R600_OUT_BATCH(r700
->DB_DEPTH_CLEAR
.u32All
);
1089 R600_OUT_BATCH_REGVAL(DB_DEPTH_CONTROL
, r700
->DB_DEPTH_CONTROL
.u32All
);
1090 R600_OUT_BATCH_REGVAL(DB_SHADER_CONTROL
, r700
->DB_SHADER_CONTROL
.u32All
);
1092 R600_OUT_BATCH_REGSEQ(DB_RENDER_CONTROL
, 2);
1093 R600_OUT_BATCH(r700
->DB_RENDER_CONTROL
.u32All
);
1094 R600_OUT_BATCH(r700
->DB_RENDER_OVERRIDE
.u32All
);
1096 R600_OUT_BATCH_REGVAL(DB_ALPHA_TO_MASK
, r700
->DB_ALPHA_TO_MASK
.u32All
);
1102 static void r700SendStencilState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1104 context_t
*context
= R700_CONTEXT(ctx
);
1105 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1106 BATCH_LOCALS(&context
->radeon
);
1108 BEGIN_BATCH_NO_AUTOSTATE(4);
1109 R600_OUT_BATCH_REGSEQ(DB_STENCILREFMASK
, 2);
1110 R600_OUT_BATCH(r700
->DB_STENCILREFMASK
.u32All
);
1111 R600_OUT_BATCH(r700
->DB_STENCILREFMASK_BF
.u32All
);
1116 static void r700SendCBState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1118 context_t
*context
= R700_CONTEXT(ctx
);
1119 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1120 BATCH_LOCALS(&context
->radeon
);
1121 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1123 if (context
->radeon
.radeonScreen
->chip_family
< CHIP_FAMILY_RV770
) {
1124 BEGIN_BATCH_NO_AUTOSTATE(11);
1125 R600_OUT_BATCH_REGSEQ(CB_CLEAR_RED
, 4);
1126 R600_OUT_BATCH(r700
->CB_CLEAR_RED_R6XX
.u32All
);
1127 R600_OUT_BATCH(r700
->CB_CLEAR_GREEN_R6XX
.u32All
);
1128 R600_OUT_BATCH(r700
->CB_CLEAR_BLUE_R6XX
.u32All
);
1129 R600_OUT_BATCH(r700
->CB_CLEAR_ALPHA_R6XX
.u32All
);
1130 R600_OUT_BATCH_REGSEQ(CB_FOG_RED
, 3);
1131 R600_OUT_BATCH(r700
->CB_FOG_RED_R6XX
.u32All
);
1132 R600_OUT_BATCH(r700
->CB_FOG_GREEN_R6XX
.u32All
);
1133 R600_OUT_BATCH(r700
->CB_FOG_BLUE_R6XX
.u32All
);
1137 BEGIN_BATCH_NO_AUTOSTATE(7);
1138 R600_OUT_BATCH_REGSEQ(CB_TARGET_MASK
, 2);
1139 R600_OUT_BATCH(r700
->CB_TARGET_MASK
.u32All
);
1140 R600_OUT_BATCH(r700
->CB_SHADER_MASK
.u32All
);
1141 R600_OUT_BATCH_REGVAL(R7xx_CB_SHADER_CONTROL
, r700
->CB_SHADER_CONTROL
.u32All
);
1146 static void r700SendCBCLRCMPState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1148 context_t
*context
= R700_CONTEXT(ctx
);
1149 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1150 BATCH_LOCALS(&context
->radeon
);
1152 BEGIN_BATCH_NO_AUTOSTATE(6);
1153 R600_OUT_BATCH_REGSEQ(CB_CLRCMP_CONTROL
, 4);
1154 R600_OUT_BATCH(r700
->CB_CLRCMP_CONTROL
.u32All
);
1155 R600_OUT_BATCH(r700
->CB_CLRCMP_SRC
.u32All
);
1156 R600_OUT_BATCH(r700
->CB_CLRCMP_DST
.u32All
);
1157 R600_OUT_BATCH(r700
->CB_CLRCMP_MSK
.u32All
);
1162 static void r700SendCBBlendState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1164 context_t
*context
= R700_CONTEXT(ctx
);
1165 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1166 BATCH_LOCALS(&context
->radeon
);
1168 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1170 if (context
->radeon
.radeonScreen
->chip_family
< CHIP_FAMILY_RV770
) {
1171 BEGIN_BATCH_NO_AUTOSTATE(3);
1172 R600_OUT_BATCH_REGVAL(CB_BLEND_CONTROL
, r700
->CB_BLEND_CONTROL
.u32All
);
1176 BEGIN_BATCH_NO_AUTOSTATE(3);
1177 R600_OUT_BATCH_REGVAL(CB_COLOR_CONTROL
, r700
->CB_COLOR_CONTROL
.u32All
);
1180 if (context
->radeon
.radeonScreen
->chip_family
> CHIP_FAMILY_R600
) {
1181 for (ui
= 0; ui
< R700_MAX_RENDER_TARGETS
; ui
++) {
1182 if (r700
->render_target
[ui
].enabled
) {
1183 BEGIN_BATCH_NO_AUTOSTATE(3);
1184 R600_OUT_BATCH_REGVAL(CB_BLEND0_CONTROL
+ (4 * ui
),
1185 r700
->render_target
[ui
].CB_BLEND0_CONTROL
.u32All
);
1194 static void r700SendCBBlendColorState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1196 context_t
*context
= R700_CONTEXT(ctx
);
1197 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1198 BATCH_LOCALS(&context
->radeon
);
1199 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1201 BEGIN_BATCH_NO_AUTOSTATE(6);
1202 R600_OUT_BATCH_REGSEQ(CB_BLEND_RED
, 4);
1203 R600_OUT_BATCH(r700
->CB_BLEND_RED
.u32All
);
1204 R600_OUT_BATCH(r700
->CB_BLEND_GREEN
.u32All
);
1205 R600_OUT_BATCH(r700
->CB_BLEND_BLUE
.u32All
);
1206 R600_OUT_BATCH(r700
->CB_BLEND_ALPHA
.u32All
);
1211 static void r700SendSUState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1213 context_t
*context
= R700_CONTEXT(ctx
);
1214 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1215 BATCH_LOCALS(&context
->radeon
);
1217 BEGIN_BATCH_NO_AUTOSTATE(9);
1218 R600_OUT_BATCH_REGVAL(PA_SU_SC_MODE_CNTL
, r700
->PA_SU_SC_MODE_CNTL
.u32All
);
1219 R600_OUT_BATCH_REGSEQ(PA_SU_POINT_SIZE
, 4);
1220 R600_OUT_BATCH(r700
->PA_SU_POINT_SIZE
.u32All
);
1221 R600_OUT_BATCH(r700
->PA_SU_POINT_MINMAX
.u32All
);
1222 R600_OUT_BATCH(r700
->PA_SU_LINE_CNTL
.u32All
);
1223 R600_OUT_BATCH(r700
->PA_SU_VTX_CNTL
.u32All
);
1229 static void r700SendPolyState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1231 context_t
*context
= R700_CONTEXT(ctx
);
1232 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1233 BATCH_LOCALS(&context
->radeon
);
1235 BEGIN_BATCH_NO_AUTOSTATE(10);
1236 R600_OUT_BATCH_REGSEQ(PA_SU_POLY_OFFSET_DB_FMT_CNTL
, 2);
1237 R600_OUT_BATCH(r700
->PA_SU_POLY_OFFSET_DB_FMT_CNTL
.u32All
);
1238 R600_OUT_BATCH(r700
->PA_SU_POLY_OFFSET_CLAMP
.u32All
);
1239 R600_OUT_BATCH_REGSEQ(PA_SU_POLY_OFFSET_FRONT_SCALE
, 4);
1240 R600_OUT_BATCH(r700
->PA_SU_POLY_OFFSET_FRONT_SCALE
.u32All
);
1241 R600_OUT_BATCH(r700
->PA_SU_POLY_OFFSET_FRONT_OFFSET
.u32All
);
1242 R600_OUT_BATCH(r700
->PA_SU_POLY_OFFSET_BACK_SCALE
.u32All
);
1243 R600_OUT_BATCH(r700
->PA_SU_POLY_OFFSET_BACK_OFFSET
.u32All
);
1249 static void r700SendCLState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1251 context_t
*context
= R700_CONTEXT(ctx
);
1252 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1253 BATCH_LOCALS(&context
->radeon
);
1254 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1256 BEGIN_BATCH_NO_AUTOSTATE(12);
1257 R600_OUT_BATCH_REGVAL(PA_CL_CLIP_CNTL
, r700
->PA_CL_CLIP_CNTL
.u32All
);
1258 R600_OUT_BATCH_REGVAL(PA_CL_VTE_CNTL
, r700
->PA_CL_VTE_CNTL
.u32All
);
1259 R600_OUT_BATCH_REGVAL(PA_CL_VS_OUT_CNTL
, r700
->PA_CL_VS_OUT_CNTL
.u32All
);
1260 R600_OUT_BATCH_REGVAL(PA_CL_NANINF_CNTL
, r700
->PA_CL_NANINF_CNTL
.u32All
);
1265 static void r700SendGBState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1267 context_t
*context
= R700_CONTEXT(ctx
);
1268 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1269 BATCH_LOCALS(&context
->radeon
);
1271 BEGIN_BATCH_NO_AUTOSTATE(6);
1272 R600_OUT_BATCH_REGSEQ(PA_CL_GB_VERT_CLIP_ADJ
, 4);
1273 R600_OUT_BATCH(r700
->PA_CL_GB_VERT_CLIP_ADJ
.u32All
);
1274 R600_OUT_BATCH(r700
->PA_CL_GB_VERT_DISC_ADJ
.u32All
);
1275 R600_OUT_BATCH(r700
->PA_CL_GB_HORZ_CLIP_ADJ
.u32All
);
1276 R600_OUT_BATCH(r700
->PA_CL_GB_HORZ_DISC_ADJ
.u32All
);
1281 static void r700SendScissorState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1283 context_t
*context
= R700_CONTEXT(ctx
);
1284 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1285 BATCH_LOCALS(&context
->radeon
);
1286 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1288 BEGIN_BATCH_NO_AUTOSTATE(22);
1289 R600_OUT_BATCH_REGSEQ(PA_SC_SCREEN_SCISSOR_TL
, 2);
1290 R600_OUT_BATCH(r700
->PA_SC_SCREEN_SCISSOR_TL
.u32All
);
1291 R600_OUT_BATCH(r700
->PA_SC_SCREEN_SCISSOR_BR
.u32All
);
1293 R600_OUT_BATCH_REGSEQ(PA_SC_WINDOW_OFFSET
, 12);
1294 R600_OUT_BATCH(r700
->PA_SC_WINDOW_OFFSET
.u32All
);
1295 R600_OUT_BATCH(r700
->PA_SC_WINDOW_SCISSOR_TL
.u32All
);
1296 R600_OUT_BATCH(r700
->PA_SC_WINDOW_SCISSOR_BR
.u32All
);
1297 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_RULE
.u32All
);
1298 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_0_TL
.u32All
);
1299 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_0_BR
.u32All
);
1300 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_1_TL
.u32All
);
1301 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_1_BR
.u32All
);
1302 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_2_TL
.u32All
);
1303 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_2_BR
.u32All
);
1304 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_3_TL
.u32All
);
1305 R600_OUT_BATCH(r700
->PA_SC_CLIPRECT_3_BR
.u32All
);
1307 R600_OUT_BATCH_REGSEQ(PA_SC_GENERIC_SCISSOR_TL
, 2);
1308 R600_OUT_BATCH(r700
->PA_SC_GENERIC_SCISSOR_TL
.u32All
);
1309 R600_OUT_BATCH(r700
->PA_SC_GENERIC_SCISSOR_BR
.u32All
);
1314 static void r700SendSCState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1316 context_t
*context
= R700_CONTEXT(ctx
);
1317 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1318 BATCH_LOCALS(&context
->radeon
);
1319 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1321 BEGIN_BATCH_NO_AUTOSTATE(15);
1322 R600_OUT_BATCH_REGVAL(R7xx_PA_SC_EDGERULE
, r700
->PA_SC_EDGERULE
.u32All
);
1323 R600_OUT_BATCH_REGVAL(PA_SC_LINE_STIPPLE
, r700
->PA_SC_LINE_STIPPLE
.u32All
);
1324 R600_OUT_BATCH_REGVAL(PA_SC_MPASS_PS_CNTL
, r700
->PA_SC_MPASS_PS_CNTL
.u32All
);
1325 R600_OUT_BATCH_REGVAL(PA_SC_MODE_CNTL
, r700
->PA_SC_MODE_CNTL
.u32All
);
1326 R600_OUT_BATCH_REGVAL(PA_SC_LINE_CNTL
, r700
->PA_SC_LINE_CNTL
.u32All
);
1331 static void r700SendAAState(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1333 context_t
*context
= R700_CONTEXT(ctx
);
1334 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1335 BATCH_LOCALS(&context
->radeon
);
1337 BEGIN_BATCH_NO_AUTOSTATE(12);
1338 R600_OUT_BATCH_REGVAL(PA_SC_AA_CONFIG
, r700
->PA_SC_AA_CONFIG
.u32All
);
1339 R600_OUT_BATCH_REGVAL(PA_SC_AA_SAMPLE_LOCS_MCTX
, r700
->PA_SC_AA_SAMPLE_LOCS_MCTX
.u32All
);
1340 R600_OUT_BATCH_REGVAL(PA_SC_AA_SAMPLE_LOCS_8S_WD1_MCTX
, r700
->PA_SC_AA_SAMPLE_LOCS_8S_WD1_MCTX
.u32All
);
1341 R600_OUT_BATCH_REGVAL(PA_SC_AA_MASK
, r700
->PA_SC_AA_MASK
.u32All
);
1346 static void r700SendPSConsts(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1348 context_t
*context
= R700_CONTEXT(ctx
);
1349 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1351 BATCH_LOCALS(&context
->radeon
);
1353 if (r700
->ps
.num_consts
== 0)
1356 BEGIN_BATCH_NO_AUTOSTATE(2 + (r700
->ps
.num_consts
* 4));
1357 R600_OUT_BATCH(CP_PACKET3(R600_IT_SET_ALU_CONST
, (r700
->ps
.num_consts
* 4)));
1358 /* assembler map const from very beginning. */
1359 R600_OUT_BATCH(SQ_ALU_CONSTANT_PS_OFFSET
* 4);
1360 for (i
= 0; i
< r700
->ps
.num_consts
; i
++) {
1361 R600_OUT_BATCH(r700
->ps
.consts
[i
][0].u32All
);
1362 R600_OUT_BATCH(r700
->ps
.consts
[i
][1].u32All
);
1363 R600_OUT_BATCH(r700
->ps
.consts
[i
][2].u32All
);
1364 R600_OUT_BATCH(r700
->ps
.consts
[i
][3].u32All
);
1370 static void r700SendVSConsts(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1372 context_t
*context
= R700_CONTEXT(ctx
);
1373 R700_CHIP_CONTEXT
*r700
= R700_CONTEXT_STATES(context
);
1375 BATCH_LOCALS(&context
->radeon
);
1376 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1378 if (r700
->vs
.num_consts
== 0)
1381 BEGIN_BATCH_NO_AUTOSTATE(2 + (r700
->vs
.num_consts
* 4));
1382 R600_OUT_BATCH(CP_PACKET3(R600_IT_SET_ALU_CONST
, (r700
->vs
.num_consts
* 4)));
1383 /* assembler map const from very beginning. */
1384 R600_OUT_BATCH(SQ_ALU_CONSTANT_VS_OFFSET
* 4);
1385 for (i
= 0; i
< r700
->vs
.num_consts
; i
++) {
1386 R600_OUT_BATCH(r700
->vs
.consts
[i
][0].u32All
);
1387 R600_OUT_BATCH(r700
->vs
.consts
[i
][1].u32All
);
1388 R600_OUT_BATCH(r700
->vs
.consts
[i
][2].u32All
);
1389 R600_OUT_BATCH(r700
->vs
.consts
[i
][3].u32All
);
1395 static void r700SendQueryBegin(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1397 radeonContextPtr radeon
= RADEON_CONTEXT(ctx
);
1398 struct radeon_query_object
*query
= radeon
->query
.current
;
1399 BATCH_LOCALS(radeon
);
1400 radeon_print(RADEON_STATE
, RADEON_VERBOSE
, "%s\n", __func__
);
1402 /* clear the buffer */
1403 radeon_bo_map(query
->bo
, GL_FALSE
);
1404 memset(query
->bo
->ptr
, 0, 4 * 2 * sizeof(uint64_t)); /* 4 DBs, 2 qwords each */
1405 radeon_bo_unmap(query
->bo
);
1407 radeon_cs_space_check_with_bo(radeon
->cmdbuf
.cs
,
1409 0, RADEON_GEM_DOMAIN_GTT
);
1411 BEGIN_BATCH_NO_AUTOSTATE(4 + 2);
1412 R600_OUT_BATCH(CP_PACKET3(R600_IT_EVENT_WRITE
, 2));
1413 R600_OUT_BATCH(ZPASS_DONE
);
1414 R600_OUT_BATCH(query
->curr_offset
); /* hw writes qwords */
1415 R600_OUT_BATCH(0x00000000);
1416 R600_OUT_BATCH_RELOC(VGT_EVENT_INITIATOR
, query
->bo
, 0, 0, RADEON_GEM_DOMAIN_GTT
, 0);
1418 query
->emitted_begin
= GL_TRUE
;
1421 static int check_always(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1423 return atom
->cmd_size
;
1426 static int check_cb(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1428 context_t
*context
= R700_CONTEXT(ctx
);
1431 if (context
->radeon
.radeonScreen
->chip_family
< CHIP_FAMILY_RV770
)
1433 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1438 static int check_blnd(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1440 context_t
*context
= R700_CONTEXT(ctx
);
1441 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
1445 if (context
->radeon
.radeonScreen
->chip_family
< CHIP_FAMILY_RV770
)
1448 if (context
->radeon
.radeonScreen
->chip_family
> CHIP_FAMILY_R600
) {
1449 /* targets are enabled in r700SetRenderTarget but state
1450 size is calculated before that. Until MRT's are done
1451 hardcode target0 as enabled. */
1453 for (ui
= 1; ui
< R700_MAX_RENDER_TARGETS
; ui
++) {
1454 if (r700
->render_target
[ui
].enabled
)
1458 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1463 static int check_ucp(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1465 context_t
*context
= R700_CONTEXT(ctx
);
1466 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
1470 for (i
= 0; i
< R700_MAX_UCP
; i
++) {
1471 if (r700
->ucp
[i
].enabled
)
1474 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1478 static int check_vtx(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1480 context_t
*context
= R700_CONTEXT(ctx
);
1481 int count
= context
->radeon
.tcl
.aos_count
* 18;
1486 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1490 static int check_tx(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1492 context_t
*context
= R700_CONTEXT(ctx
);
1493 unsigned int i
, count
= 0;
1494 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
1496 for (i
= 0; i
< R700_TEXTURE_NUMBERUNITS
; i
++) {
1497 if (ctx
->Texture
.Unit
[i
]._ReallyEnabled
) {
1498 radeonTexObj
*t
= r700
->textures
[i
];
1503 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1507 static int check_ps_consts(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1509 context_t
*context
= R700_CONTEXT(ctx
);
1510 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
1511 int count
= r700
->ps
.num_consts
* 4;
1515 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1520 static int check_vs_consts(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1522 context_t
*context
= R700_CONTEXT(ctx
);
1523 R700_CHIP_CONTEXT
*r700
= (R700_CHIP_CONTEXT
*)(&context
->hw
);
1524 int count
= r700
->vs
.num_consts
* 4;
1528 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1533 static int check_queryobj(GLcontext
*ctx
, struct radeon_state_atom
*atom
)
1535 radeonContextPtr radeon
= RADEON_CONTEXT(ctx
);
1536 struct radeon_query_object
*query
= radeon
->query
.current
;
1539 if (!query
|| query
->emitted_begin
)
1542 count
= atom
->cmd_size
;
1543 radeon_print(RADEON_STATE
, RADEON_TRACE
, "%s %d\n", __func__
, count
);
1547 #define ALLOC_STATE( ATOM, CHK, SZ, EMIT ) \
1549 context->atoms.ATOM.cmd_size = (SZ); \
1550 context->atoms.ATOM.cmd = NULL; \
1551 context->atoms.ATOM.name = #ATOM; \
1552 context->atoms.ATOM.idx = 0; \
1553 context->atoms.ATOM.check = check_##CHK; \
1554 context->atoms.ATOM.dirty = GL_FALSE; \
1555 context->atoms.ATOM.emit = (EMIT); \
1556 context->radeon.hw.max_state_size += (SZ); \
1557 insert_at_tail(&context->radeon.hw.atomlist, &context->atoms.ATOM); \
1560 static void r600_init_query_stateobj(radeonContextPtr radeon
, int SZ
)
1562 radeon
->query
.queryobj
.cmd_size
= (SZ
);
1563 radeon
->query
.queryobj
.cmd
= NULL
;
1564 radeon
->query
.queryobj
.name
= "queryobj";
1565 radeon
->query
.queryobj
.idx
= 0;
1566 radeon
->query
.queryobj
.check
= check_queryobj
;
1567 radeon
->query
.queryobj
.dirty
= GL_FALSE
;
1568 radeon
->query
.queryobj
.emit
= r700SendQueryBegin
;
1569 radeon
->hw
.max_state_size
+= (SZ
);
1570 insert_at_tail(&radeon
->hw
.atomlist
, &radeon
->query
.queryobj
);
1573 void r600InitAtoms(context_t
*context
)
1575 radeon_print(RADEON_STATE
, RADEON_NORMAL
, "%s %p\n", __func__
, context
);
1576 context
->radeon
.hw
.max_state_size
= 10 + 5 + 14; /* start 3d, idle, cb/db flush */
1578 /* Setup the atom linked list */
1579 make_empty_list(&context
->radeon
.hw
.atomlist
);
1580 context
->radeon
.hw
.atomlist
.name
= "atom-list";
1582 ALLOC_STATE(sq
, always
, 34, r700SendSQConfig
);
1583 ALLOC_STATE(db
, always
, 17, r700SendDBState
);
1584 ALLOC_STATE(stencil
, always
, 4, r700SendStencilState
);
1585 ALLOC_STATE(db_target
, always
, 16, r700SendDepthTargetState
);
1586 ALLOC_STATE(sc
, always
, 15, r700SendSCState
);
1587 ALLOC_STATE(scissor
, always
, 22, r700SendScissorState
);
1588 ALLOC_STATE(aa
, always
, 12, r700SendAAState
);
1589 ALLOC_STATE(cl
, always
, 12, r700SendCLState
);
1590 ALLOC_STATE(gb
, always
, 6, r700SendGBState
);
1591 ALLOC_STATE(ucp
, ucp
, (R700_MAX_UCP
* 6), r700SendUCPState
);
1592 ALLOC_STATE(su
, always
, 9, r700SendSUState
);
1593 ALLOC_STATE(poly
, always
, 10, r700SendPolyState
);
1594 ALLOC_STATE(cb
, cb
, 18, r700SendCBState
);
1595 ALLOC_STATE(clrcmp
, always
, 6, r700SendCBCLRCMPState
);
1596 ALLOC_STATE(cb_target
, always
, 31, r700SendRenderTargetState
);
1597 ALLOC_STATE(blnd
, blnd
, (6 + (R700_MAX_RENDER_TARGETS
* 3)), r700SendCBBlendState
);
1598 ALLOC_STATE(blnd_clr
, always
, 6, r700SendCBBlendColorState
);
1599 ALLOC_STATE(sx
, always
, 9, r700SendSXState
);
1600 ALLOC_STATE(vgt
, always
, 41, r700SendVGTState
);
1601 ALLOC_STATE(spi
, always
, (59 + R700_MAX_SHADER_EXPORTS
), r700SendSPIState
);
1602 ALLOC_STATE(vpt
, always
, 16, r700SendViewportState
);
1603 ALLOC_STATE(fs
, always
, 18, r700SendFSState
);
1604 ALLOC_STATE(vs
, always
, 21, r700SendVSState
);
1605 ALLOC_STATE(ps
, always
, 24, r700SendPSState
);
1606 ALLOC_STATE(vs_consts
, vs_consts
, (2 + (R700_MAX_DX9_CONSTS
* 4)), r700SendVSConsts
);
1607 ALLOC_STATE(ps_consts
, ps_consts
, (2 + (R700_MAX_DX9_CONSTS
* 4)), r700SendPSConsts
);
1608 ALLOC_STATE(vtx
, vtx
, (6 + (VERT_ATTRIB_MAX
* 18)), r700SendVTXState
);
1609 ALLOC_STATE(tx
, tx
, (R700_TEXTURE_NUMBERUNITS
* 20), r700SendTexState
);
1610 ALLOC_STATE(tx_smplr
, tx
, (R700_TEXTURE_NUMBERUNITS
* 5), r700SendTexSamplerState
);
1611 ALLOC_STATE(tx_brdr_clr
, tx
, (R700_TEXTURE_NUMBERUNITS
* 6), r700SendTexBorderColorState
);
1612 r600_init_query_stateobj(&context
->radeon
, 6 * 2);
1614 context
->radeon
.hw
.is_dirty
= GL_TRUE
;
1615 context
->radeon
.hw
.all_dirty
= GL_TRUE
;