1 /**************************************************************************
3 Copyright 2000, 2001 ATI Technologies Inc., Ontario, Canada, and
4 VA Linux Systems Inc., Fremont, California.
5 Copyright (C) The Weather Channel, Inc. 2002. All Rights Reserved.
7 The Weather Channel (TM) funded Tungsten Graphics to develop the
8 initial release of the Radeon 8500 driver under the XFree86 license.
9 This notice must be preserved.
13 Permission is hereby granted, free of charge, to any person obtaining
14 a copy of this software and associated documentation files (the
15 "Software"), to deal in the Software without restriction, including
16 without limitation the rights to use, copy, modify, merge, publish,
17 distribute, sublicense, and/or sell copies of the Software, and to
18 permit persons to whom the Software is furnished to do so, subject to
19 the following conditions:
21 The above copyright notice and this permission notice (including the
22 next paragraph) shall be included in all copies or substantial
23 portions of the Software.
25 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
26 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
27 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
28 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
29 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
30 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
31 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
33 **************************************************************************/
37 * Gareth Hughes <gareth@valinux.com>
38 * Keith Whitwell <keith@tungstengraphics.com>
39 * Kevin E. Martin <martin@valinux.com>
40 * Nicolai Haehnle <prefect_@gmx.net>
43 #ifndef __RADEON_CONTEXT_H__
44 #define __RADEON_CONTEXT_H__
46 #include "tnl/t_vertex.h"
49 #include "radeon_drm.h"
52 #include "main/macros.h"
53 #include "main/mtypes.h"
54 #include "main/colormac.h"
56 struct radeon_context
;
57 typedef struct radeon_context radeonContextRec
;
58 typedef struct radeon_context
*radeonContextPtr
;
60 /* This union is used to avoid warnings/miscompilation
61 with float to uint32_t casts due to strict-aliasing */
67 #include "radeon_lock.h"
68 #include "radeon_screen.h"
71 #include "math/m_vector.h"
78 /* Rasterizing fallbacks */
79 /* See correponding strings in r200_swtcl.c */
80 #define RADEON_FALLBACK_TEXTURE 0x0001
81 #define RADEON_FALLBACK_DRAW_BUFFER 0x0002
82 #define RADEON_FALLBACK_STENCIL 0x0004
83 #define RADEON_FALLBACK_RENDER_MODE 0x0008
84 #define RADEON_FALLBACK_BLEND_EQ 0x0010
85 #define RADEON_FALLBACK_BLEND_FUNC 0x0020
86 #define RADEON_FALLBACK_DISABLE 0x0040
87 #define RADEON_FALLBACK_BORDER_MODE 0x0080
89 /* The blit width for texture uploads
91 #define BLIT_WIDTH_BYTES 1024
93 /* Use the templated vertex format:
96 #define TAG(x) radeon##x
97 #include "tnl_dd/t_dd_vertex.h"
100 typedef void (*radeon_tri_func
) (radeonContextPtr
,
102 radeonVertex
*, radeonVertex
*);
104 typedef void (*radeon_line_func
) (radeonContextPtr
,
105 radeonVertex
*, radeonVertex
*);
107 typedef void (*radeon_point_func
) (radeonContextPtr
, radeonVertex
*);
109 struct radeon_colorbuffer_state
{
114 struct radeon_depthbuffer_state
{
119 struct radeon_scissor_state
{
120 drm_clip_rect_t rect
;
123 GLuint numClipRects
; /* Cliprects active */
124 GLuint numAllocedClipRects
; /* Cliprects available */
125 drm_clip_rect_t
*pClipRects
;
128 struct radeon_stencilbuffer_state
{
130 GLuint clear
; /* rb3d_stencilrefmask value */
133 struct radeon_stipple_state
{
137 /* used for both tcl_vtx and vc_frmt tex bits (they are identical) */
138 #define RADEON_ST_BIT(unit) \
139 (unit == 0 ? RADEON_CP_VC_FRMT_ST0 : (RADEON_CP_VC_FRMT_ST1 >> 2) << (2 * unit))
141 #define RADEON_Q_BIT(unit) \
142 (unit == 0 ? RADEON_CP_VC_FRMT_Q0 : (RADEON_CP_VC_FRMT_Q1 >> 2) << (2 * unit))
144 typedef struct radeon_tex_obj radeonTexObj
, *radeonTexObjPtr
;
146 /* Texture object in locally shared texture space.
148 struct radeon_tex_obj
{
149 driTextureObject base
;
151 GLuint bufAddr
; /* Offset to start of locally
152 shared texture block */
154 GLuint dirty_state
; /* Flags (1 per texunit) for
155 whether or not this texobj
156 has dirty hardware state
157 (pp_*) that needs to be
161 drm_radeon_tex_image_t image
[6][RADEON_MAX_TEXTURE_LEVELS
];
162 /* Six, for the cube faces */
164 GLboolean image_override
; /* Image overridden by GLX_EXT_tfp */
166 GLuint pp_txfilter
; /* hardware register values */
168 GLuint pp_txoffset
; /* Image location in texmem.
169 All cube faces follow. */
170 GLuint pp_txsize
; /* npot only */
171 GLuint pp_txpitch
; /* npot only */
172 GLuint pp_border_color
;
173 GLuint pp_cubic_faces
; /* cube face 1,2,3,4 log2 sizes */
175 GLboolean border_fallback
;
177 GLuint tile_bits
; /* hw texture tile bits used on this texture */
180 struct radeon_texture_env_state
{
181 radeonTexObjPtr texobj
;
186 struct radeon_texture_state
{
187 struct radeon_texture_env_state unit
[RADEON_MAX_TEXTURE_UNITS
];
190 struct radeon_state_atom
{
191 struct radeon_state_atom
*next
, *prev
;
192 const char *name
; /* for debug */
193 int cmd_size
; /* size in bytes */
195 int *cmd
; /* one or more cmd's */
196 int *lastcmd
; /* one or more cmd's */
197 GLboolean dirty
; /* dirty-mark in emit_state_list */
198 GLboolean(*check
) (GLcontext
*); /* is this state active? */
201 /* Trying to keep these relatively short as the variables are becoming
202 * extravagently long. Drop the driver name prefix off the front of
203 * everything - I think we know which driver we're in by now, and keep the
204 * prefix to 3 letters unless absolutely impossible.
208 #define CTX_PP_MISC 1
209 #define CTX_PP_FOG_COLOR 2
210 #define CTX_RE_SOLID_COLOR 3
211 #define CTX_RB3D_BLENDCNTL 4
212 #define CTX_RB3D_DEPTHOFFSET 5
213 #define CTX_RB3D_DEPTHPITCH 6
214 #define CTX_RB3D_ZSTENCILCNTL 7
216 #define CTX_PP_CNTL 9
217 #define CTX_RB3D_CNTL 10
218 #define CTX_RB3D_COLOROFFSET 11
220 #define CTX_RB3D_COLORPITCH 13
221 #define CTX_STATE_SIZE 14
224 #define SET_SE_CNTL 1
225 #define SET_SE_COORDFMT 2
227 #define SET_SE_CNTL_STATUS 4
228 #define SET_STATE_SIZE 5
231 #define LIN_RE_LINE_PATTERN 1
232 #define LIN_RE_LINE_STATE 2
234 #define LIN_SE_LINE_WIDTH 4
235 #define LIN_STATE_SIZE 5
238 #define MSK_RB3D_STENCILREFMASK 1
239 #define MSK_RB3D_ROPCNTL 2
240 #define MSK_RB3D_PLANEMASK 3
241 #define MSK_STATE_SIZE 4
244 #define VPT_SE_VPORT_XSCALE 1
245 #define VPT_SE_VPORT_XOFFSET 2
246 #define VPT_SE_VPORT_YSCALE 3
247 #define VPT_SE_VPORT_YOFFSET 4
248 #define VPT_SE_VPORT_ZSCALE 5
249 #define VPT_SE_VPORT_ZOFFSET 6
250 #define VPT_STATE_SIZE 7
253 #define MSC_RE_MISC 1
254 #define MSC_STATE_SIZE 2
257 #define TEX_PP_TXFILTER 1
258 #define TEX_PP_TXFORMAT 2
259 #define TEX_PP_TXOFFSET 3
260 #define TEX_PP_TXCBLEND 4
261 #define TEX_PP_TXABLEND 5
262 #define TEX_PP_TFACTOR 6
264 #define TEX_PP_BORDER_COLOR 8
265 #define TEX_STATE_SIZE 9
267 #define TXR_CMD_0 0 /* rectangle textures */
268 #define TXR_PP_TEX_SIZE 1 /* 0x1d04, 0x1d0c for NPOT! */
269 #define TXR_PP_TEX_PITCH 2 /* 0x1d08, 0x1d10 for NPOT! */
270 #define TXR_STATE_SIZE 3
273 #define CUBE_PP_CUBIC_FACES 1
275 #define CUBE_PP_CUBIC_OFFSET_0 3
276 #define CUBE_PP_CUBIC_OFFSET_1 4
277 #define CUBE_PP_CUBIC_OFFSET_2 5
278 #define CUBE_PP_CUBIC_OFFSET_3 6
279 #define CUBE_PP_CUBIC_OFFSET_4 7
280 #define CUBE_STATE_SIZE 8
283 #define ZBS_SE_ZBIAS_FACTOR 1
284 #define ZBS_SE_ZBIAS_CONSTANT 2
285 #define ZBS_STATE_SIZE 3
288 #define TCL_OUTPUT_VTXFMT 1
289 #define TCL_OUTPUT_VTXSEL 2
290 #define TCL_MATRIX_SELECT_0 3
291 #define TCL_MATRIX_SELECT_1 4
292 #define TCL_UCP_VERT_BLEND_CTL 5
293 #define TCL_TEXTURE_PROC_CTL 6
294 #define TCL_LIGHT_MODEL_CTL 7
295 #define TCL_PER_LIGHT_CTL_0 8
296 #define TCL_PER_LIGHT_CTL_1 9
297 #define TCL_PER_LIGHT_CTL_2 10
298 #define TCL_PER_LIGHT_CTL_3 11
299 #define TCL_STATE_SIZE 12
302 #define MTL_EMMISSIVE_RED 1
303 #define MTL_EMMISSIVE_GREEN 2
304 #define MTL_EMMISSIVE_BLUE 3
305 #define MTL_EMMISSIVE_ALPHA 4
306 #define MTL_AMBIENT_RED 5
307 #define MTL_AMBIENT_GREEN 6
308 #define MTL_AMBIENT_BLUE 7
309 #define MTL_AMBIENT_ALPHA 8
310 #define MTL_DIFFUSE_RED 9
311 #define MTL_DIFFUSE_GREEN 10
312 #define MTL_DIFFUSE_BLUE 11
313 #define MTL_DIFFUSE_ALPHA 12
314 #define MTL_SPECULAR_RED 13
315 #define MTL_SPECULAR_GREEN 14
316 #define MTL_SPECULAR_BLUE 15
317 #define MTL_SPECULAR_ALPHA 16
318 #define MTL_SHININESS 17
319 #define MTL_STATE_SIZE 18
322 #define VTX_SE_COORD_FMT 1
323 #define VTX_STATE_SIZE 2
327 #define MAT_STATE_SIZE 17
330 #define GRD_VERT_GUARD_CLIP_ADJ 1
331 #define GRD_VERT_GUARD_DISCARD_ADJ 2
332 #define GRD_HORZ_GUARD_CLIP_ADJ 3
333 #define GRD_HORZ_GUARD_DISCARD_ADJ 4
334 #define GRD_STATE_SIZE 5
336 /* position changes frequently when lighting in modelpos - separate
337 * out to new state item?
340 #define LIT_AMBIENT_RED 1
341 #define LIT_AMBIENT_GREEN 2
342 #define LIT_AMBIENT_BLUE 3
343 #define LIT_AMBIENT_ALPHA 4
344 #define LIT_DIFFUSE_RED 5
345 #define LIT_DIFFUSE_GREEN 6
346 #define LIT_DIFFUSE_BLUE 7
347 #define LIT_DIFFUSE_ALPHA 8
348 #define LIT_SPECULAR_RED 9
349 #define LIT_SPECULAR_GREEN 10
350 #define LIT_SPECULAR_BLUE 11
351 #define LIT_SPECULAR_ALPHA 12
352 #define LIT_POSITION_X 13
353 #define LIT_POSITION_Y 14
354 #define LIT_POSITION_Z 15
355 #define LIT_POSITION_W 16
356 #define LIT_DIRECTION_X 17
357 #define LIT_DIRECTION_Y 18
358 #define LIT_DIRECTION_Z 19
359 #define LIT_DIRECTION_W 20
360 #define LIT_ATTEN_QUADRATIC 21
361 #define LIT_ATTEN_LINEAR 22
362 #define LIT_ATTEN_CONST 23
363 #define LIT_ATTEN_XXX 24
365 #define LIT_SPOT_DCD 26
366 #define LIT_SPOT_EXPONENT 27
367 #define LIT_SPOT_CUTOFF 28
368 #define LIT_SPECULAR_THRESH 29
369 #define LIT_RANGE_CUTOFF 30 /* ? */
370 #define LIT_ATTEN_CONST_INV 31
371 #define LIT_STATE_SIZE 32
380 #define FOG_STATE_SIZE 5
389 #define UCP_STATE_SIZE 5
391 /* GLT - Global ambient
398 #define GLT_STATE_SIZE 5
406 #define EYE_RESCALE_FACTOR 4
407 #define EYE_STATE_SIZE 5
410 #define SHN_SHININESS 1
411 #define SHN_STATE_SIZE 2
413 struct radeon_hw_state
{
414 /* Head of the linked list of state atoms. */
415 struct radeon_state_atom atomlist
;
417 /* Hardware state, stored as cmdbuf commands:
418 * -- Need to doublebuffer for
419 * - eliding noop statechange loops? (except line stipple count)
421 struct radeon_state_atom ctx
;
422 struct radeon_state_atom set
;
423 struct radeon_state_atom lin
;
424 struct radeon_state_atom msk
;
425 struct radeon_state_atom vpt
;
426 struct radeon_state_atom tcl
;
427 struct radeon_state_atom msc
;
428 struct radeon_state_atom tex
[3];
429 struct radeon_state_atom cube
[3];
430 struct radeon_state_atom zbs
;
431 struct radeon_state_atom mtl
;
432 struct radeon_state_atom mat
[6];
433 struct radeon_state_atom lit
[8]; /* includes vec, scl commands */
434 struct radeon_state_atom ucp
[6];
435 struct radeon_state_atom eye
; /* eye pos */
436 struct radeon_state_atom grd
; /* guard band clipping */
437 struct radeon_state_atom fog
;
438 struct radeon_state_atom glt
;
439 struct radeon_state_atom txr
[3]; /* for NPOT */
441 int max_state_size
; /* Number of bytes necessary for a full state emit. */
442 GLboolean is_dirty
, all_dirty
;
445 struct radeon_state
{
446 /* Derived state for internal purposes:
448 struct radeon_colorbuffer_state color
;
449 struct radeon_depthbuffer_state depth
;
450 struct radeon_scissor_state scissor
;
451 struct radeon_stencilbuffer_state stencil
;
452 struct radeon_stipple_state stipple
;
453 struct radeon_texture_state texture
;
456 /* Need refcounting on dma buffers:
458 struct radeon_dma_buffer
{
459 int refcount
; /* the number of retained regions in buf */
463 #define GET_START(rvb) (rmesa->radeonScreen->gart_buffer_offset + \
464 (rvb)->address - rmesa->dma.buf0_address + \
467 /* A retained region, eg vertices for indexed vertices.
469 struct radeon_dma_region
{
470 struct radeon_dma_buffer
*buf
;
471 char *address
; /* == buf->address */
472 int start
, end
, ptr
; /* offsets from start of buf */
479 /* Active dma region. Allocations for vertices and retained
480 * regions come from here. Also used for emitting random vertices,
481 * these may be flushed by calling flush_current();
483 struct radeon_dma_region current
;
485 void (*flush
) (radeonContextPtr
);
487 char *buf0_address
; /* start of buf[0], for index calcs */
488 GLuint nr_released_bufs
; /* flush after so many buffers released */
491 struct radeon_dri_mirror
{
492 __DRIcontextPrivate
*context
; /* DRI context */
493 __DRIscreenPrivate
*screen
; /* DRI screen */
496 * DRI drawable bound to this context for drawing.
498 __DRIdrawablePrivate
*drawable
;
501 * DRI drawable bound to this context for reading.
503 __DRIdrawablePrivate
*readable
;
505 drm_context_t hwContext
;
506 drm_hw_lock_t
*hwLock
;
511 #define RADEON_CMD_BUF_SZ (8*1024)
513 struct radeon_store
{
516 char cmd_buf
[RADEON_CMD_BUF_SZ
];
523 struct radeon_tcl_info
{
524 GLuint vertex_format
;
527 /* Temporary for cases where incoming vertex data is incompatible
532 struct radeon_dma_region
*aos_components
[8];
533 GLuint nr_aos_components
;
537 struct radeon_dma_region indexed_verts
;
538 struct radeon_dma_region obj
;
539 struct radeon_dma_region rgba
;
540 struct radeon_dma_region spec
;
541 struct radeon_dma_region fog
;
542 struct radeon_dma_region tex
[RADEON_MAX_TEXTURE_UNITS
];
543 struct radeon_dma_region norm
;
548 struct radeon_swtcl_info
{
551 GLuint vertex_format
;
553 struct tnl_attr_map vertex_attrs
[VERT_ATTRIB_MAX
];
554 GLuint vertex_attr_count
;
558 /* Fallback rasterization functions
560 radeon_point_func draw_point
;
561 radeon_line_func draw_line
;
562 radeon_tri_func draw_tri
;
565 GLenum render_primitive
;
569 * Offset of the 4UB color data within a hardware (swtcl) vertex.
574 * Offset of the 3UB specular color data within a hardware (swtcl) vertex.
580 struct radeon_dma_region indexed_verts
;
583 struct radeon_ioctl
{
584 GLuint vertex_offset
;
588 #define RADEON_MAX_PRIMS 64
596 /* A maximum total of 20 elements per vertex: 3 floats for position, 3
597 * floats for normal, 4 floats for color, 4 bytes for secondary color,
598 * 3 floats for each texture unit (9 floats total).
600 * The position data is never actually stored here, so 3 elements could be
601 * trimmed out of the buffer. This number is only valid for vtxfmt!
603 #define RADEON_MAX_VERTEX_SIZE 20
605 struct radeon_context
{
606 GLcontext
*glCtx
; /* Mesa context */
608 /* Driver and hardware state management
610 struct radeon_hw_state hw
;
611 struct radeon_state state
;
613 /* Texture object bookkeeping
616 driTexHeap
*texture_heaps
[RADEON_NR_TEX_HEAPS
];
617 driTextureObject swapped
;
619 float initialMaxAnisotropy
;
621 /* Rasterization and vertex state:
626 DECLARE_RENDERINPUTS(tnl_index_bitset
); /* index of bits for last tnl_install_attrs */
630 struct radeon_ioctl ioctl
;
631 struct radeon_dma dma
;
632 struct radeon_store store
;
633 /* A full state emit as of the first state emit in the main store, in case
634 * the context is lost.
636 struct radeon_store backup_store
;
647 drm_radeon_irq_wait_t iw
;
649 /* Drawable, cliprect and scissor information
651 GLuint numClipRects
; /* Cliprects for the draw buffer */
652 drm_clip_rect_t
*pClipRects
;
653 unsigned int lastStamp
;
654 GLboolean lost_context
;
655 GLboolean save_on_next_emit
;
656 radeonScreenPtr radeonScreen
; /* Screen private DRI data */
657 drm_radeon_sarea_t
*sarea
; /* Private SAREA data */
661 GLmatrix TexGenMatrix
[RADEON_MAX_TEXTURE_UNITS
];
662 GLboolean recheck_texgen
[RADEON_MAX_TEXTURE_UNITS
];
663 GLboolean TexGenNeedNormals
[RADEON_MAX_TEXTURE_UNITS
];
664 GLuint TexGenEnabled
;
665 GLuint NeedTexMatrix
;
666 GLuint TexMatColSwap
;
667 GLmatrix tmpmat
[RADEON_MAX_TEXTURE_UNITS
];
668 GLuint last_ReallyEnabled
;
673 int64_t swap_missed_ust
;
676 GLuint swap_missed_count
;
680 struct radeon_tcl_info tcl
;
684 struct radeon_swtcl_info swtcl
;
686 /* Mirrors of some DRI state
688 struct radeon_dri_mirror dri
;
690 /* Configuration cache
692 driOptionCache optionCache
;
694 GLboolean using_hyperz
;
695 GLboolean texmicrotile
;
697 /* Performance counters
699 GLuint boxes
; /* Draw performance boxes */
700 GLuint hardwareWentIdle
;
703 GLuint c_textureSwaps
;
704 GLuint c_textureBytes
;
705 GLuint c_vertexBuffers
;
708 #define RADEON_CONTEXT(ctx) ((radeonContextPtr)(ctx->DriverCtx))
710 static INLINE GLuint
radeonPackColor(GLuint cpp
,
711 GLubyte r
, GLubyte g
,
712 GLubyte b
, GLubyte a
)
716 return PACK_COLOR_565(r
, g
, b
);
718 return PACK_COLOR_8888(a
, r
, g
, b
);
724 #define RADEON_OLD_PACKETS 1
726 extern void radeonDestroyContext(__DRIcontextPrivate
* driContextPriv
);
727 extern GLboolean
radeonCreateContext(const __GLcontextModes
* glVisual
,
728 __DRIcontextPrivate
* driContextPriv
,
729 void *sharedContextPrivate
);
730 extern void radeonSwapBuffers(__DRIdrawablePrivate
* dPriv
);
731 extern void radeonCopySubBuffer(__DRIdrawablePrivate
* dPriv
,
732 int x
, int y
, int w
, int h
);
733 extern GLboolean
radeonMakeCurrent(__DRIcontextPrivate
* driContextPriv
,
734 __DRIdrawablePrivate
* driDrawPriv
,
735 __DRIdrawablePrivate
* driReadPriv
);
736 extern GLboolean
radeonUnbindContext(__DRIcontextPrivate
* driContextPriv
);
738 /* ================================================================
744 extern int RADEON_DEBUG
;
746 #define RADEON_DEBUG 0
749 #define DEBUG_TEXTURE 0x0001
750 #define DEBUG_STATE 0x0002
751 #define DEBUG_IOCTL 0x0004
752 #define DEBUG_PRIMS 0x0008
753 #define DEBUG_VERTS 0x0010
754 #define DEBUG_FALLBACKS 0x0020
755 #define DEBUG_VFMT 0x0040
756 #define DEBUG_CODEGEN 0x0080
757 #define DEBUG_VERBOSE 0x0100
758 #define DEBUG_DRI 0x0200
759 #define DEBUG_DMA 0x0400
760 #define DEBUG_SANITY 0x0800
761 #define DEBUG_SYNC 0x1000
763 #endif /* __RADEON_CONTEXT_H__ */