1 /**************************************************************************
3 Copyright 2000, 2001 ATI Technologies Inc., Ontario, Canada, and
4 VA Linux Systems Inc., Fremont, California.
8 Permission is hereby granted, free of charge, to any person obtaining
9 a copy of this software and associated documentation files (the
10 "Software"), to deal in the Software without restriction, including
11 without limitation the rights to use, copy, modify, merge, publish,
12 distribute, sublicense, and/or sell copies of the Software, and to
13 permit persons to whom the Software is furnished to do so, subject to
14 the following conditions:
16 The above copyright notice and this permission notice (including the
17 next paragraph) shall be included in all copies or substantial
18 portions of the Software.
20 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
21 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
23 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
24 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
25 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
26 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
28 **************************************************************************/
32 * Kevin E. Martin <martin@valinux.com>
33 * Gareth Hughes <gareth@valinux.com>
36 #include "main/glheader.h"
37 #include "main/imports.h"
38 #include "main/colormac.h"
39 #include "main/context.h"
40 #include "main/macros.h"
41 #include "main/teximage.h"
42 #include "main/texstate.h"
43 #include "main/texobj.h"
44 #include "main/enums.h"
45 #include "main/samplerobj.h"
47 #include "radeon_context.h"
48 #include "radeon_mipmap_tree.h"
49 #include "radeon_state.h"
50 #include "radeon_ioctl.h"
51 #include "radeon_swtcl.h"
52 #include "radeon_tex.h"
53 #include "radeon_tcl.h"
56 #define RADEON_TXFORMAT_A8 RADEON_TXFORMAT_I8
57 #define RADEON_TXFORMAT_L8 RADEON_TXFORMAT_I8
58 #define RADEON_TXFORMAT_AL88 RADEON_TXFORMAT_AI88
59 #define RADEON_TXFORMAT_YCBCR RADEON_TXFORMAT_YVYU422
60 #define RADEON_TXFORMAT_YCBCR_REV RADEON_TXFORMAT_VYUY422
61 #define RADEON_TXFORMAT_RGB_DXT1 RADEON_TXFORMAT_DXT1
62 #define RADEON_TXFORMAT_RGBA_DXT1 RADEON_TXFORMAT_DXT1
63 #define RADEON_TXFORMAT_RGBA_DXT3 RADEON_TXFORMAT_DXT23
64 #define RADEON_TXFORMAT_RGBA_DXT5 RADEON_TXFORMAT_DXT45
66 #define VALID_FORMAT(f) ( ((f) <= MESA_FORMAT_RGBA_DXT5) \
67 && (tx_table[f].format != 0xffffffff) )
70 GLuint format
, filter
;
73 /* XXX verify this table against MESA_FORMAT_x values */
74 static const struct tx_table tx_table
[] =
76 [ MESA_FORMAT_NONE
] = { 0xffffffff, 0 },
77 [ MESA_FORMAT_A8B8G8R8_UNORM
] = { RADEON_TXFORMAT_RGBA8888
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
78 [ MESA_FORMAT_R8G8B8A8_UNORM
] = { RADEON_TXFORMAT_RGBA8888
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
79 [ MESA_FORMAT_B8G8R8A8_UNORM
] = { RADEON_TXFORMAT_ARGB8888
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
80 [ MESA_FORMAT_A8R8G8B8_UNORM
] = { RADEON_TXFORMAT_ARGB8888
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
81 [ MESA_FORMAT_RGB888
] = { RADEON_TXFORMAT_ARGB8888
, 0 },
82 [ MESA_FORMAT_RGB565
] = { RADEON_TXFORMAT_RGB565
, 0 },
83 [ MESA_FORMAT_RGB565_REV
] = { RADEON_TXFORMAT_RGB565
, 0 },
84 [ MESA_FORMAT_ARGB4444
] = { RADEON_TXFORMAT_ARGB4444
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
85 [ MESA_FORMAT_ARGB4444_REV
] = { RADEON_TXFORMAT_ARGB4444
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
86 [ MESA_FORMAT_ARGB1555
] = { RADEON_TXFORMAT_ARGB1555
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
87 [ MESA_FORMAT_ARGB1555_REV
] = { RADEON_TXFORMAT_ARGB1555
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
88 [ MESA_FORMAT_AL88
] = { RADEON_TXFORMAT_AL88
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
89 [ MESA_FORMAT_AL88_REV
] = { RADEON_TXFORMAT_AL88
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
90 [ MESA_FORMAT_A8
] = { RADEON_TXFORMAT_A8
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
91 [ MESA_FORMAT_L8
] = { RADEON_TXFORMAT_L8
, 0 },
92 [ MESA_FORMAT_I8
] = { RADEON_TXFORMAT_I8
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
93 [ MESA_FORMAT_YCBCR
] = { RADEON_TXFORMAT_YCBCR
, RADEON_YUV_TO_RGB
},
94 [ MESA_FORMAT_YCBCR_REV
] = { RADEON_TXFORMAT_YCBCR_REV
, RADEON_YUV_TO_RGB
},
95 [ MESA_FORMAT_RGB_FXT1
] = { 0xffffffff, 0 },
96 [ MESA_FORMAT_RGBA_FXT1
] = { 0xffffffff, 0 },
97 [ MESA_FORMAT_RGB_DXT1
] = { RADEON_TXFORMAT_RGB_DXT1
, 0 },
98 [ MESA_FORMAT_RGBA_DXT1
] = { RADEON_TXFORMAT_RGBA_DXT1
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
99 [ MESA_FORMAT_RGBA_DXT3
] = { RADEON_TXFORMAT_RGBA_DXT3
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
100 [ MESA_FORMAT_RGBA_DXT5
] = { RADEON_TXFORMAT_RGBA_DXT5
| RADEON_TXFORMAT_ALPHA_IN_MAP
, 0 },
103 /* ================================================================
104 * Texture combine functions
107 /* GL_ARB_texture_env_combine support
110 /* The color tables have combine functions for GL_SRC_COLOR,
111 * GL_ONE_MINUS_SRC_COLOR, GL_SRC_ALPHA and GL_ONE_MINUS_SRC_ALPHA.
113 static GLuint radeon_texture_color
[][RADEON_MAX_TEXTURE_UNITS
] =
116 RADEON_COLOR_ARG_A_T0_COLOR
,
117 RADEON_COLOR_ARG_A_T1_COLOR
,
118 RADEON_COLOR_ARG_A_T2_COLOR
121 RADEON_COLOR_ARG_A_T0_COLOR
| RADEON_COMP_ARG_A
,
122 RADEON_COLOR_ARG_A_T1_COLOR
| RADEON_COMP_ARG_A
,
123 RADEON_COLOR_ARG_A_T2_COLOR
| RADEON_COMP_ARG_A
126 RADEON_COLOR_ARG_A_T0_ALPHA
,
127 RADEON_COLOR_ARG_A_T1_ALPHA
,
128 RADEON_COLOR_ARG_A_T2_ALPHA
131 RADEON_COLOR_ARG_A_T0_ALPHA
| RADEON_COMP_ARG_A
,
132 RADEON_COLOR_ARG_A_T1_ALPHA
| RADEON_COMP_ARG_A
,
133 RADEON_COLOR_ARG_A_T2_ALPHA
| RADEON_COMP_ARG_A
137 static GLuint radeon_tfactor_color
[] =
139 RADEON_COLOR_ARG_A_TFACTOR_COLOR
,
140 RADEON_COLOR_ARG_A_TFACTOR_COLOR
| RADEON_COMP_ARG_A
,
141 RADEON_COLOR_ARG_A_TFACTOR_ALPHA
,
142 RADEON_COLOR_ARG_A_TFACTOR_ALPHA
| RADEON_COMP_ARG_A
145 static GLuint radeon_primary_color
[] =
147 RADEON_COLOR_ARG_A_DIFFUSE_COLOR
,
148 RADEON_COLOR_ARG_A_DIFFUSE_COLOR
| RADEON_COMP_ARG_A
,
149 RADEON_COLOR_ARG_A_DIFFUSE_ALPHA
,
150 RADEON_COLOR_ARG_A_DIFFUSE_ALPHA
| RADEON_COMP_ARG_A
153 static GLuint radeon_previous_color
[] =
155 RADEON_COLOR_ARG_A_CURRENT_COLOR
,
156 RADEON_COLOR_ARG_A_CURRENT_COLOR
| RADEON_COMP_ARG_A
,
157 RADEON_COLOR_ARG_A_CURRENT_ALPHA
,
158 RADEON_COLOR_ARG_A_CURRENT_ALPHA
| RADEON_COMP_ARG_A
161 /* GL_ZERO table - indices 0-3
162 * GL_ONE table - indices 1-4
164 static GLuint radeon_zero_color
[] =
166 RADEON_COLOR_ARG_A_ZERO
,
167 RADEON_COLOR_ARG_A_ZERO
| RADEON_COMP_ARG_A
,
168 RADEON_COLOR_ARG_A_ZERO
,
169 RADEON_COLOR_ARG_A_ZERO
| RADEON_COMP_ARG_A
,
170 RADEON_COLOR_ARG_A_ZERO
174 /* The alpha tables only have GL_SRC_ALPHA and GL_ONE_MINUS_SRC_ALPHA.
176 static GLuint radeon_texture_alpha
[][RADEON_MAX_TEXTURE_UNITS
] =
179 RADEON_ALPHA_ARG_A_T0_ALPHA
,
180 RADEON_ALPHA_ARG_A_T1_ALPHA
,
181 RADEON_ALPHA_ARG_A_T2_ALPHA
184 RADEON_ALPHA_ARG_A_T0_ALPHA
| RADEON_COMP_ARG_A
,
185 RADEON_ALPHA_ARG_A_T1_ALPHA
| RADEON_COMP_ARG_A
,
186 RADEON_ALPHA_ARG_A_T2_ALPHA
| RADEON_COMP_ARG_A
190 static GLuint radeon_tfactor_alpha
[] =
192 RADEON_ALPHA_ARG_A_TFACTOR_ALPHA
,
193 RADEON_ALPHA_ARG_A_TFACTOR_ALPHA
| RADEON_COMP_ARG_A
196 static GLuint radeon_primary_alpha
[] =
198 RADEON_ALPHA_ARG_A_DIFFUSE_ALPHA
,
199 RADEON_ALPHA_ARG_A_DIFFUSE_ALPHA
| RADEON_COMP_ARG_A
202 static GLuint radeon_previous_alpha
[] =
204 RADEON_ALPHA_ARG_A_CURRENT_ALPHA
,
205 RADEON_ALPHA_ARG_A_CURRENT_ALPHA
| RADEON_COMP_ARG_A
208 /* GL_ZERO table - indices 0-1
209 * GL_ONE table - indices 1-2
211 static GLuint radeon_zero_alpha
[] =
213 RADEON_ALPHA_ARG_A_ZERO
,
214 RADEON_ALPHA_ARG_A_ZERO
| RADEON_COMP_ARG_A
,
215 RADEON_ALPHA_ARG_A_ZERO
219 /* Extract the arg from slot A, shift it into the correct argument slot
220 * and set the corresponding complement bit.
222 #define RADEON_COLOR_ARG( n, arg ) \
225 ((color_arg[n] & RADEON_COLOR_ARG_MASK) \
226 << RADEON_COLOR_ARG_##arg##_SHIFT); \
228 ((color_arg[n] >> RADEON_COMP_ARG_SHIFT) \
229 << RADEON_COMP_ARG_##arg##_SHIFT); \
232 #define RADEON_ALPHA_ARG( n, arg ) \
235 ((alpha_arg[n] & RADEON_ALPHA_ARG_MASK) \
236 << RADEON_ALPHA_ARG_##arg##_SHIFT); \
238 ((alpha_arg[n] >> RADEON_COMP_ARG_SHIFT) \
239 << RADEON_COMP_ARG_##arg##_SHIFT); \
243 /* ================================================================
244 * Texture unit state management
247 static GLboolean
radeonUpdateTextureEnv( struct gl_context
*ctx
, int unit
)
249 r100ContextPtr rmesa
= R100_CONTEXT(ctx
);
250 const struct gl_texture_unit
*texUnit
= &ctx
->Texture
.Unit
[unit
];
251 GLuint color_combine
, alpha_combine
;
252 const GLuint color_combine0
= RADEON_COLOR_ARG_A_ZERO
| RADEON_COLOR_ARG_B_ZERO
253 | RADEON_COLOR_ARG_C_CURRENT_COLOR
| RADEON_BLEND_CTL_ADD
254 | RADEON_SCALE_1X
| RADEON_CLAMP_TX
;
255 const GLuint alpha_combine0
= RADEON_ALPHA_ARG_A_ZERO
| RADEON_ALPHA_ARG_B_ZERO
256 | RADEON_ALPHA_ARG_C_CURRENT_ALPHA
| RADEON_BLEND_CTL_ADD
257 | RADEON_SCALE_1X
| RADEON_CLAMP_TX
;
260 /* texUnit->_Current can be NULL if and only if the texture unit is
261 * not actually enabled.
263 assert( (texUnit
->_ReallyEnabled
== 0)
264 || (texUnit
->_Current
!= NULL
) );
266 if ( RADEON_DEBUG
& RADEON_TEXTURE
) {
267 fprintf( stderr
, "%s( %p, %d )\n", __FUNCTION__
, (void *)ctx
, unit
);
270 /* Set the texture environment state. Isn't this nice and clean?
271 * The chip will automagically set the texture alpha to 0xff when
272 * the texture format does not include an alpha component. This
273 * reduces the amount of special-casing we have to do, alpha-only
274 * textures being a notable exception. Doesn't work for luminance
275 * textures realized with I8 and ALPHA_IN_MAP not set neither (on r100).
277 /* Don't cache these results.
279 rmesa
->state
.texture
.unit
[unit
].format
= 0;
280 rmesa
->state
.texture
.unit
[unit
].envMode
= 0;
282 if ( !texUnit
->_ReallyEnabled
) {
283 color_combine
= color_combine0
;
284 alpha_combine
= alpha_combine0
;
287 GLuint color_arg
[3], alpha_arg
[3];
289 const GLuint numColorArgs
= texUnit
->_CurrentCombine
->_NumArgsRGB
;
290 const GLuint numAlphaArgs
= texUnit
->_CurrentCombine
->_NumArgsA
;
291 GLuint RGBshift
= texUnit
->_CurrentCombine
->ScaleShiftRGB
;
292 GLuint Ashift
= texUnit
->_CurrentCombine
->ScaleShiftA
;
296 * Extract the color and alpha combine function arguments.
298 for ( i
= 0 ; i
< numColorArgs
; i
++ ) {
299 const GLint op
= texUnit
->_CurrentCombine
->OperandRGB
[i
] - GL_SRC_COLOR
;
300 const GLuint srcRGBi
= texUnit
->_CurrentCombine
->SourceRGB
[i
];
305 if (texUnit
->_Current
->Image
[0][0]->_BaseFormat
== GL_ALPHA
)
306 color_arg
[i
] = radeon_zero_color
[op
];
308 color_arg
[i
] = radeon_texture_color
[op
][unit
];
311 color_arg
[i
] = radeon_tfactor_color
[op
];
313 case GL_PRIMARY_COLOR
:
314 color_arg
[i
] = radeon_primary_color
[op
];
317 color_arg
[i
] = radeon_previous_color
[op
];
320 color_arg
[i
] = radeon_zero_color
[op
];
323 color_arg
[i
] = radeon_zero_color
[op
+1];
328 GLuint txunit
= srcRGBi
- GL_TEXTURE0
;
329 if (ctx
->Texture
.Unit
[txunit
]._Current
->Image
[0][0]->_BaseFormat
== GL_ALPHA
)
330 color_arg
[i
] = radeon_zero_color
[op
];
332 /* implement ogl 1.4/1.5 core spec here, not specification of
333 * GL_ARB_texture_env_crossbar (which would require disabling blending
334 * instead of undefined results when referencing not enabled texunit) */
335 color_arg
[i
] = radeon_texture_color
[op
][txunit
];
343 for ( i
= 0 ; i
< numAlphaArgs
; i
++ ) {
344 const GLint op
= texUnit
->_CurrentCombine
->OperandA
[i
] - GL_SRC_ALPHA
;
345 const GLuint srcAi
= texUnit
->_CurrentCombine
->SourceA
[i
];
350 if (texUnit
->_Current
->Image
[0][0]->_BaseFormat
== GL_LUMINANCE
)
351 alpha_arg
[i
] = radeon_zero_alpha
[op
+1];
353 alpha_arg
[i
] = radeon_texture_alpha
[op
][unit
];
356 alpha_arg
[i
] = radeon_tfactor_alpha
[op
];
358 case GL_PRIMARY_COLOR
:
359 alpha_arg
[i
] = radeon_primary_alpha
[op
];
362 alpha_arg
[i
] = radeon_previous_alpha
[op
];
365 alpha_arg
[i
] = radeon_zero_alpha
[op
];
368 alpha_arg
[i
] = radeon_zero_alpha
[op
+1];
373 GLuint txunit
= srcAi
- GL_TEXTURE0
;
374 if (ctx
->Texture
.Unit
[txunit
]._Current
->Image
[0][0]->_BaseFormat
== GL_LUMINANCE
)
375 alpha_arg
[i
] = radeon_zero_alpha
[op
+1];
377 alpha_arg
[i
] = radeon_texture_alpha
[op
][txunit
];
386 * Build up the color and alpha combine functions.
388 switch ( texUnit
->_CurrentCombine
->ModeRGB
) {
390 color_combine
= (RADEON_COLOR_ARG_A_ZERO
|
391 RADEON_COLOR_ARG_B_ZERO
|
392 RADEON_BLEND_CTL_ADD
|
394 RADEON_COLOR_ARG( 0, C
);
397 color_combine
= (RADEON_COLOR_ARG_C_ZERO
|
398 RADEON_BLEND_CTL_ADD
|
400 RADEON_COLOR_ARG( 0, A
);
401 RADEON_COLOR_ARG( 1, B
);
404 color_combine
= (RADEON_COLOR_ARG_B_ZERO
|
406 RADEON_BLEND_CTL_ADD
|
408 RADEON_COLOR_ARG( 0, A
);
409 RADEON_COLOR_ARG( 1, C
);
412 color_combine
= (RADEON_COLOR_ARG_B_ZERO
|
414 RADEON_BLEND_CTL_ADDSIGNED
|
416 RADEON_COLOR_ARG( 0, A
);
417 RADEON_COLOR_ARG( 1, C
);
420 color_combine
= (RADEON_COLOR_ARG_B_ZERO
|
422 RADEON_BLEND_CTL_SUBTRACT
|
424 RADEON_COLOR_ARG( 0, A
);
425 RADEON_COLOR_ARG( 1, C
);
428 color_combine
= (RADEON_BLEND_CTL_BLEND
|
430 RADEON_COLOR_ARG( 0, B
);
431 RADEON_COLOR_ARG( 1, A
);
432 RADEON_COLOR_ARG( 2, C
);
435 case GL_DOT3_RGB_EXT
:
436 case GL_DOT3_RGBA_EXT
:
437 /* The EXT version of the DOT3 extension does not support the
438 * scale factor, but the ARB version (and the version in OpenGL
446 /* The R100 / RV200 only support a 1X multiplier in hardware
449 if ( RGBshift
!= (RADEON_SCALE_1X
>> RADEON_SCALE_SHIFT
) ) {
454 if ( (texUnit
->_CurrentCombine
->ModeRGB
== GL_DOT3_RGBA_EXT
)
455 || (texUnit
->_CurrentCombine
->ModeRGB
== GL_DOT3_RGBA
) ) {
456 /* is it necessary to set this or will it be ignored anyway? */
460 color_combine
= (RADEON_COLOR_ARG_C_ZERO
|
461 RADEON_BLEND_CTL_DOT3
|
463 RADEON_COLOR_ARG( 0, A
);
464 RADEON_COLOR_ARG( 1, B
);
467 case GL_MODULATE_ADD_ATI
:
468 color_combine
= (RADEON_BLEND_CTL_ADD
|
470 RADEON_COLOR_ARG( 0, A
);
471 RADEON_COLOR_ARG( 1, C
);
472 RADEON_COLOR_ARG( 2, B
);
474 case GL_MODULATE_SIGNED_ADD_ATI
:
475 color_combine
= (RADEON_BLEND_CTL_ADDSIGNED
|
477 RADEON_COLOR_ARG( 0, A
);
478 RADEON_COLOR_ARG( 1, C
);
479 RADEON_COLOR_ARG( 2, B
);
481 case GL_MODULATE_SUBTRACT_ATI
:
482 color_combine
= (RADEON_BLEND_CTL_SUBTRACT
|
484 RADEON_COLOR_ARG( 0, A
);
485 RADEON_COLOR_ARG( 1, C
);
486 RADEON_COLOR_ARG( 2, B
);
492 switch ( texUnit
->_CurrentCombine
->ModeA
) {
494 alpha_combine
= (RADEON_ALPHA_ARG_A_ZERO
|
495 RADEON_ALPHA_ARG_B_ZERO
|
496 RADEON_BLEND_CTL_ADD
|
498 RADEON_ALPHA_ARG( 0, C
);
501 alpha_combine
= (RADEON_ALPHA_ARG_C_ZERO
|
502 RADEON_BLEND_CTL_ADD
|
504 RADEON_ALPHA_ARG( 0, A
);
505 RADEON_ALPHA_ARG( 1, B
);
508 alpha_combine
= (RADEON_ALPHA_ARG_B_ZERO
|
510 RADEON_BLEND_CTL_ADD
|
512 RADEON_ALPHA_ARG( 0, A
);
513 RADEON_ALPHA_ARG( 1, C
);
516 alpha_combine
= (RADEON_ALPHA_ARG_B_ZERO
|
518 RADEON_BLEND_CTL_ADDSIGNED
|
520 RADEON_ALPHA_ARG( 0, A
);
521 RADEON_ALPHA_ARG( 1, C
);
524 alpha_combine
= (RADEON_COLOR_ARG_B_ZERO
|
526 RADEON_BLEND_CTL_SUBTRACT
|
528 RADEON_ALPHA_ARG( 0, A
);
529 RADEON_ALPHA_ARG( 1, C
);
532 alpha_combine
= (RADEON_BLEND_CTL_BLEND
|
534 RADEON_ALPHA_ARG( 0, B
);
535 RADEON_ALPHA_ARG( 1, A
);
536 RADEON_ALPHA_ARG( 2, C
);
539 case GL_MODULATE_ADD_ATI
:
540 alpha_combine
= (RADEON_BLEND_CTL_ADD
|
542 RADEON_ALPHA_ARG( 0, A
);
543 RADEON_ALPHA_ARG( 1, C
);
544 RADEON_ALPHA_ARG( 2, B
);
546 case GL_MODULATE_SIGNED_ADD_ATI
:
547 alpha_combine
= (RADEON_BLEND_CTL_ADDSIGNED
|
549 RADEON_ALPHA_ARG( 0, A
);
550 RADEON_ALPHA_ARG( 1, C
);
551 RADEON_ALPHA_ARG( 2, B
);
553 case GL_MODULATE_SUBTRACT_ATI
:
554 alpha_combine
= (RADEON_BLEND_CTL_SUBTRACT
|
556 RADEON_ALPHA_ARG( 0, A
);
557 RADEON_ALPHA_ARG( 1, C
);
558 RADEON_ALPHA_ARG( 2, B
);
564 if ( (texUnit
->_CurrentCombine
->ModeRGB
== GL_DOT3_RGB_EXT
)
565 || (texUnit
->_CurrentCombine
->ModeRGB
== GL_DOT3_RGB
) ) {
566 alpha_combine
|= RADEON_DOT_ALPHA_DONT_REPLICATE
;
570 * Apply the scale factor.
572 color_combine
|= (RGBshift
<< RADEON_SCALE_SHIFT
);
573 alpha_combine
|= (Ashift
<< RADEON_SCALE_SHIFT
);
579 if ( rmesa
->hw
.tex
[unit
].cmd
[TEX_PP_TXCBLEND
] != color_combine
||
580 rmesa
->hw
.tex
[unit
].cmd
[TEX_PP_TXABLEND
] != alpha_combine
) {
581 RADEON_STATECHANGE( rmesa
, tex
[unit
] );
582 rmesa
->hw
.tex
[unit
].cmd
[TEX_PP_TXCBLEND
] = color_combine
;
583 rmesa
->hw
.tex
[unit
].cmd
[TEX_PP_TXABLEND
] = alpha_combine
;
589 void radeonSetTexBuffer2(__DRIcontext
*pDRICtx
, GLint target
, GLint texture_format
,
590 __DRIdrawable
*dPriv
)
592 struct gl_texture_unit
*texUnit
;
593 struct gl_texture_object
*texObj
;
594 struct gl_texture_image
*texImage
;
595 struct radeon_renderbuffer
*rb
;
596 radeon_texture_image
*rImage
;
597 radeonContextPtr radeon
;
598 struct radeon_framebuffer
*rfb
;
601 mesa_format texFormat
;
603 radeon
= pDRICtx
->driverPrivate
;
605 rfb
= dPriv
->driverPrivate
;
606 texUnit
= _mesa_get_current_tex_unit(&radeon
->glCtx
);
607 texObj
= _mesa_select_tex_object(&radeon
->glCtx
, texUnit
, target
);
608 texImage
= _mesa_get_tex_image(&radeon
->glCtx
, texObj
, target
, 0);
610 rImage
= get_radeon_texture_image(texImage
);
611 t
= radeon_tex_obj(texObj
);
616 radeon_update_renderbuffers(pDRICtx
, dPriv
, GL_TRUE
);
617 rb
= rfb
->color_rb
[0];
618 if (rb
->bo
== NULL
) {
619 /* Failed to BO for the buffer */
623 _mesa_lock_texture(&radeon
->glCtx
, texObj
);
625 radeon_bo_unref(t
->bo
);
629 radeon_bo_unref(rImage
->bo
);
633 radeon_miptree_unreference(&t
->mt
);
634 radeon_miptree_unreference(&rImage
->mt
);
637 radeon_bo_ref(rImage
->bo
);
639 radeon_bo_ref(t
->bo
);
641 t
->image_override
= GL_TRUE
;
642 t
->override_offset
= 0;
645 if (texture_format
== __DRI_TEXTURE_FORMAT_RGB
) {
646 t
->pp_txformat
= tx_table
[MESA_FORMAT_RGB888
].format
;
647 texFormat
= MESA_FORMAT_RGB888
;
650 t
->pp_txformat
= tx_table
[MESA_FORMAT_B8G8R8A8_UNORM
].format
;
651 texFormat
= MESA_FORMAT_B8G8R8A8_UNORM
;
653 t
->pp_txfilter
|= tx_table
[MESA_FORMAT_B8G8R8A8_UNORM
].filter
;
657 texFormat
= MESA_FORMAT_RGB888
;
658 t
->pp_txformat
= tx_table
[MESA_FORMAT_RGB888
].format
;
659 t
->pp_txfilter
|= tx_table
[MESA_FORMAT_RGB888
].filter
;
662 texFormat
= MESA_FORMAT_RGB565
;
663 t
->pp_txformat
= tx_table
[MESA_FORMAT_RGB565
].format
;
664 t
->pp_txfilter
|= tx_table
[MESA_FORMAT_RGB565
].filter
;
668 _mesa_init_teximage_fields(&radeon
->glCtx
, texImage
,
669 rb
->base
.Base
.Width
, rb
->base
.Base
.Height
,
672 rImage
->base
.RowStride
= rb
->pitch
/ rb
->cpp
;
674 t
->pp_txpitch
&= (1 << 13) -1;
675 pitch_val
= rb
->pitch
;
677 t
->pp_txsize
= ((rb
->base
.Base
.Width
- 1) << RADEON_TEX_USIZE_SHIFT
)
678 | ((rb
->base
.Base
.Height
- 1) << RADEON_TEX_VSIZE_SHIFT
);
679 if (target
== GL_TEXTURE_RECTANGLE_NV
) {
680 t
->pp_txformat
|= RADEON_TXFORMAT_NON_POWER2
;
681 t
->pp_txpitch
= pitch_val
;
684 t
->pp_txformat
&= ~(RADEON_TXFORMAT_WIDTH_MASK
|
685 RADEON_TXFORMAT_HEIGHT_MASK
|
686 RADEON_TXFORMAT_CUBIC_MAP_ENABLE
|
687 RADEON_TXFORMAT_F5_WIDTH_MASK
|
688 RADEON_TXFORMAT_F5_HEIGHT_MASK
);
689 t
->pp_txformat
|= ((texImage
->WidthLog2
<< RADEON_TXFORMAT_WIDTH_SHIFT
) |
690 (texImage
->HeightLog2
<< RADEON_TXFORMAT_HEIGHT_SHIFT
));
692 t
->validated
= GL_TRUE
;
693 _mesa_unlock_texture(&radeon
->glCtx
, texObj
);
698 void radeonSetTexBuffer(__DRIcontext
*pDRICtx
, GLint target
, __DRIdrawable
*dPriv
)
700 radeonSetTexBuffer2(pDRICtx
, target
, __DRI_TEXTURE_FORMAT_RGBA
, dPriv
);
704 #define TEXOBJ_TXFILTER_MASK (RADEON_MAX_MIP_LEVEL_MASK | \
705 RADEON_MIN_FILTER_MASK | \
706 RADEON_MAG_FILTER_MASK | \
707 RADEON_MAX_ANISO_MASK | \
708 RADEON_YUV_TO_RGB | \
709 RADEON_YUV_TEMPERATURE_MASK | \
710 RADEON_CLAMP_S_MASK | \
711 RADEON_CLAMP_T_MASK | \
712 RADEON_BORDER_MODE_D3D )
714 #define TEXOBJ_TXFORMAT_MASK (RADEON_TXFORMAT_WIDTH_MASK | \
715 RADEON_TXFORMAT_HEIGHT_MASK | \
716 RADEON_TXFORMAT_FORMAT_MASK | \
717 RADEON_TXFORMAT_F5_WIDTH_MASK | \
718 RADEON_TXFORMAT_F5_HEIGHT_MASK | \
719 RADEON_TXFORMAT_ALPHA_IN_MAP | \
720 RADEON_TXFORMAT_CUBIC_MAP_ENABLE | \
721 RADEON_TXFORMAT_NON_POWER2)
724 static void disable_tex_obj_state( r100ContextPtr rmesa
,
727 RADEON_STATECHANGE( rmesa
, tex
[unit
] );
729 RADEON_STATECHANGE( rmesa
, tcl
);
730 rmesa
->hw
.tcl
.cmd
[TCL_OUTPUT_VTXFMT
] &= ~(RADEON_ST_BIT(unit
) |
733 if (rmesa
->radeon
.TclFallback
& (RADEON_TCL_FALLBACK_TEXGEN_0
<<unit
)) {
734 TCL_FALLBACK( &rmesa
->radeon
.glCtx
, (RADEON_TCL_FALLBACK_TEXGEN_0
<<unit
), GL_FALSE
);
735 rmesa
->recheck_texgen
[unit
] = GL_TRUE
;
738 if (rmesa
->hw
.tex
[unit
].cmd
[TEX_PP_TXFORMAT
] & RADEON_TXFORMAT_CUBIC_MAP_ENABLE
) {
739 /* this seems to be a genuine (r100 only?) hw bug. Need to remove the
740 cubic_map bit on unit 2 when the unit is disabled, otherwise every
741 2nd (2d) mipmap on unit 0 will be broken (may not be needed for other
742 units, better be safe than sorry though).*/
743 RADEON_STATECHANGE( rmesa
, tex
[unit
] );
744 rmesa
->hw
.tex
[unit
].cmd
[TEX_PP_TXFORMAT
] &= ~RADEON_TXFORMAT_CUBIC_MAP_ENABLE
;
748 GLuint inputshift
= RADEON_TEXGEN_0_INPUT_SHIFT
+ unit
*4;
749 GLuint tmp
= rmesa
->TexGenEnabled
;
751 rmesa
->TexGenEnabled
&= ~(RADEON_TEXGEN_TEXMAT_0_ENABLE
<<unit
);
752 rmesa
->TexGenEnabled
&= ~(RADEON_TEXMAT_0_ENABLE
<<unit
);
753 rmesa
->TexGenEnabled
&= ~(RADEON_TEXGEN_INPUT_MASK
<<inputshift
);
754 rmesa
->TexGenNeedNormals
[unit
] = 0;
755 rmesa
->TexGenEnabled
|=
756 (RADEON_TEXGEN_INPUT_TEXCOORD_0
+unit
) << inputshift
;
758 if (tmp
!= rmesa
->TexGenEnabled
) {
759 rmesa
->recheck_texgen
[unit
] = GL_TRUE
;
760 rmesa
->radeon
.NewGLState
|= _NEW_TEXTURE_MATRIX
;
765 static void import_tex_obj_state( r100ContextPtr rmesa
,
767 radeonTexObjPtr texobj
)
769 /* do not use RADEON_DB_STATE to avoid stale texture caches */
770 uint32_t *cmd
= &rmesa
->hw
.tex
[unit
].cmd
[TEX_CMD_0
];
771 GLuint se_coord_fmt
= rmesa
->hw
.set
.cmd
[SET_SE_COORDFMT
];
773 RADEON_STATECHANGE( rmesa
, tex
[unit
] );
775 cmd
[TEX_PP_TXFILTER
] &= ~TEXOBJ_TXFILTER_MASK
;
776 cmd
[TEX_PP_TXFILTER
] |= texobj
->pp_txfilter
& TEXOBJ_TXFILTER_MASK
;
777 cmd
[TEX_PP_TXFORMAT
] &= ~TEXOBJ_TXFORMAT_MASK
;
778 cmd
[TEX_PP_TXFORMAT
] |= texobj
->pp_txformat
& TEXOBJ_TXFORMAT_MASK
;
779 cmd
[TEX_PP_BORDER_COLOR
] = texobj
->pp_border_color
;
781 if (texobj
->pp_txformat
& RADEON_TXFORMAT_NON_POWER2
) {
782 uint32_t *txr_cmd
= &rmesa
->hw
.txr
[unit
].cmd
[TXR_CMD_0
];
783 txr_cmd
[TXR_PP_TEX_SIZE
] = texobj
->pp_txsize
; /* NPOT only! */
784 txr_cmd
[TXR_PP_TEX_PITCH
] = texobj
->pp_txpitch
; /* NPOT only! */
785 RADEON_STATECHANGE( rmesa
, txr
[unit
] );
788 if (texobj
->base
.Target
== GL_TEXTURE_RECTANGLE_NV
) {
789 se_coord_fmt
|= RADEON_VTX_ST0_NONPARAMETRIC
<< unit
;
792 se_coord_fmt
&= ~(RADEON_VTX_ST0_NONPARAMETRIC
<< unit
);
794 if (texobj
->base
.Target
== GL_TEXTURE_CUBE_MAP
) {
795 uint32_t *cube_cmd
= &rmesa
->hw
.cube
[unit
].cmd
[CUBE_CMD_0
];
797 RADEON_STATECHANGE( rmesa
, cube
[unit
] );
798 cube_cmd
[CUBE_PP_CUBIC_FACES
] = texobj
->pp_cubic_faces
;
799 /* state filled out in the cube_emit */
803 if (se_coord_fmt
!= rmesa
->hw
.set
.cmd
[SET_SE_COORDFMT
]) {
804 RADEON_STATECHANGE( rmesa
, set
);
805 rmesa
->hw
.set
.cmd
[SET_SE_COORDFMT
] = se_coord_fmt
;
808 rmesa
->radeon
.NewGLState
|= _NEW_TEXTURE_MATRIX
;
812 static void set_texgen_matrix( r100ContextPtr rmesa
,
814 const GLfloat
*s_plane
,
815 const GLfloat
*t_plane
,
816 const GLfloat
*r_plane
,
817 const GLfloat
*q_plane
)
819 rmesa
->TexGenMatrix
[unit
].m
[0] = s_plane
[0];
820 rmesa
->TexGenMatrix
[unit
].m
[4] = s_plane
[1];
821 rmesa
->TexGenMatrix
[unit
].m
[8] = s_plane
[2];
822 rmesa
->TexGenMatrix
[unit
].m
[12] = s_plane
[3];
824 rmesa
->TexGenMatrix
[unit
].m
[1] = t_plane
[0];
825 rmesa
->TexGenMatrix
[unit
].m
[5] = t_plane
[1];
826 rmesa
->TexGenMatrix
[unit
].m
[9] = t_plane
[2];
827 rmesa
->TexGenMatrix
[unit
].m
[13] = t_plane
[3];
829 rmesa
->TexGenMatrix
[unit
].m
[2] = r_plane
[0];
830 rmesa
->TexGenMatrix
[unit
].m
[6] = r_plane
[1];
831 rmesa
->TexGenMatrix
[unit
].m
[10] = r_plane
[2];
832 rmesa
->TexGenMatrix
[unit
].m
[14] = r_plane
[3];
834 rmesa
->TexGenMatrix
[unit
].m
[3] = q_plane
[0];
835 rmesa
->TexGenMatrix
[unit
].m
[7] = q_plane
[1];
836 rmesa
->TexGenMatrix
[unit
].m
[11] = q_plane
[2];
837 rmesa
->TexGenMatrix
[unit
].m
[15] = q_plane
[3];
839 rmesa
->TexGenEnabled
|= RADEON_TEXMAT_0_ENABLE
<< unit
;
840 rmesa
->radeon
.NewGLState
|= _NEW_TEXTURE_MATRIX
;
843 /* Returns GL_FALSE if fallback required.
845 static GLboolean
radeon_validate_texgen( struct gl_context
*ctx
, GLuint unit
)
847 r100ContextPtr rmesa
= R100_CONTEXT(ctx
);
848 struct gl_texture_unit
*texUnit
= &ctx
->Texture
.Unit
[unit
];
849 GLuint inputshift
= RADEON_TEXGEN_0_INPUT_SHIFT
+ unit
*4;
850 GLuint tmp
= rmesa
->TexGenEnabled
;
851 static const GLfloat reflect
[16] = {
857 rmesa
->TexGenEnabled
&= ~(RADEON_TEXGEN_TEXMAT_0_ENABLE
<< unit
);
858 rmesa
->TexGenEnabled
&= ~(RADEON_TEXMAT_0_ENABLE
<< unit
);
859 rmesa
->TexGenEnabled
&= ~(RADEON_TEXGEN_INPUT_MASK
<< inputshift
);
860 rmesa
->TexGenNeedNormals
[unit
] = 0;
862 if ((texUnit
->TexGenEnabled
& (S_BIT
|T_BIT
|R_BIT
|Q_BIT
)) == 0) {
863 /* Disabled, no fallback:
865 rmesa
->TexGenEnabled
|=
866 (RADEON_TEXGEN_INPUT_TEXCOORD_0
+ unit
) << inputshift
;
869 /* the r100 cannot do texgen for some coords and not for others
870 * we do not detect such cases (certainly can't do it here) and just
871 * ASSUME that when S and T are texgen enabled we do not need other
872 * non-texgen enabled coords, no matter if the R and Q bits are texgen
873 * enabled. Still check for mixed mode texgen for all coords.
875 else if ( (texUnit
->TexGenEnabled
& S_BIT
) &&
876 (texUnit
->TexGenEnabled
& T_BIT
) &&
877 (texUnit
->GenS
.Mode
== texUnit
->GenT
.Mode
) ) {
878 if ( ((texUnit
->TexGenEnabled
& R_BIT
) &&
879 (texUnit
->GenS
.Mode
!= texUnit
->GenR
.Mode
)) ||
880 ((texUnit
->TexGenEnabled
& Q_BIT
) &&
881 (texUnit
->GenS
.Mode
!= texUnit
->GenQ
.Mode
)) ) {
882 /* Mixed modes, fallback:
884 if (RADEON_DEBUG
& RADEON_FALLBACKS
)
885 fprintf(stderr
, "fallback mixed texgen\n");
888 rmesa
->TexGenEnabled
|= RADEON_TEXGEN_TEXMAT_0_ENABLE
<< unit
;
891 /* some texgen mode not including both S and T bits */
892 if (RADEON_DEBUG
& RADEON_FALLBACKS
)
893 fprintf(stderr
, "fallback mixed texgen/nontexgen\n");
897 if ((texUnit
->TexGenEnabled
& (R_BIT
| Q_BIT
)) != 0) {
898 /* need this here for vtxfmt presumably. Argh we need to set
899 this from way too many places, would be much easier if we could leave
900 tcl q coord always enabled as on r200) */
901 RADEON_STATECHANGE( rmesa
, tcl
);
902 rmesa
->hw
.tcl
.cmd
[TCL_OUTPUT_VTXFMT
] |= RADEON_Q_BIT(unit
);
905 switch (texUnit
->GenS
.Mode
) {
906 case GL_OBJECT_LINEAR
:
907 rmesa
->TexGenEnabled
|= RADEON_TEXGEN_INPUT_OBJ
<< inputshift
;
908 set_texgen_matrix( rmesa
, unit
,
909 texUnit
->GenS
.ObjectPlane
,
910 texUnit
->GenT
.ObjectPlane
,
911 texUnit
->GenR
.ObjectPlane
,
912 texUnit
->GenQ
.ObjectPlane
);
916 rmesa
->TexGenEnabled
|= RADEON_TEXGEN_INPUT_EYE
<< inputshift
;
917 set_texgen_matrix( rmesa
, unit
,
918 texUnit
->GenS
.EyePlane
,
919 texUnit
->GenT
.EyePlane
,
920 texUnit
->GenR
.EyePlane
,
921 texUnit
->GenQ
.EyePlane
);
924 case GL_REFLECTION_MAP_NV
:
925 rmesa
->TexGenNeedNormals
[unit
] = GL_TRUE
;
926 rmesa
->TexGenEnabled
|= RADEON_TEXGEN_INPUT_EYE_REFLECT
<< inputshift
;
927 /* TODO: unknown if this is needed/correct */
928 set_texgen_matrix( rmesa
, unit
, reflect
, reflect
+ 4,
929 reflect
+ 8, reflect
+ 12 );
932 case GL_NORMAL_MAP_NV
:
933 rmesa
->TexGenNeedNormals
[unit
] = GL_TRUE
;
934 rmesa
->TexGenEnabled
|= RADEON_TEXGEN_INPUT_EYE_NORMAL
<< inputshift
;
938 /* the mode which everyone uses :-( */
940 /* Unsupported mode, fallback:
942 if (RADEON_DEBUG
& RADEON_FALLBACKS
)
943 fprintf(stderr
, "fallback GL_SPHERE_MAP\n");
947 if (tmp
!= rmesa
->TexGenEnabled
) {
948 rmesa
->radeon
.NewGLState
|= _NEW_TEXTURE_MATRIX
;
955 * Compute the cached hardware register values for the given texture object.
957 * \param rmesa Context pointer
958 * \param t the r300 texture object
960 static GLboolean
setup_hardware_state(r100ContextPtr rmesa
, radeonTexObj
*t
, int unit
)
962 const struct gl_texture_image
*firstImage
;
963 GLint log2Width
, log2Height
, texelBytes
;
969 firstImage
= t
->base
.Image
[0][t
->minLod
];
971 log2Width
= firstImage
->WidthLog2
;
972 log2Height
= firstImage
->HeightLog2
;
973 texelBytes
= _mesa_get_format_bytes(firstImage
->TexFormat
);
975 if (!t
->image_override
) {
976 if (VALID_FORMAT(firstImage
->TexFormat
)) {
977 const struct tx_table
*table
= tx_table
;
979 t
->pp_txformat
&= ~(RADEON_TXFORMAT_FORMAT_MASK
|
980 RADEON_TXFORMAT_ALPHA_IN_MAP
);
981 t
->pp_txfilter
&= ~RADEON_YUV_TO_RGB
;
983 t
->pp_txformat
|= table
[ firstImage
->TexFormat
].format
;
984 t
->pp_txfilter
|= table
[ firstImage
->TexFormat
].filter
;
986 _mesa_problem(NULL
, "unexpected texture format in %s",
992 t
->pp_txfilter
&= ~RADEON_MAX_MIP_LEVEL_MASK
;
993 t
->pp_txfilter
|= (t
->maxLod
- t
->minLod
) << RADEON_MAX_MIP_LEVEL_SHIFT
;
995 t
->pp_txformat
&= ~(RADEON_TXFORMAT_WIDTH_MASK
|
996 RADEON_TXFORMAT_HEIGHT_MASK
|
997 RADEON_TXFORMAT_CUBIC_MAP_ENABLE
|
998 RADEON_TXFORMAT_F5_WIDTH_MASK
|
999 RADEON_TXFORMAT_F5_HEIGHT_MASK
);
1000 t
->pp_txformat
|= ((log2Width
<< RADEON_TXFORMAT_WIDTH_SHIFT
) |
1001 (log2Height
<< RADEON_TXFORMAT_HEIGHT_SHIFT
));
1005 if (t
->base
.Target
== GL_TEXTURE_CUBE_MAP
) {
1006 ASSERT(log2Width
== log2Height
);
1007 t
->pp_txformat
|= ((log2Width
<< RADEON_TXFORMAT_F5_WIDTH_SHIFT
) |
1008 (log2Height
<< RADEON_TXFORMAT_F5_HEIGHT_SHIFT
) |
1009 /* don't think we need this bit, if it exists at all - fglrx does not set it */
1010 (RADEON_TXFORMAT_CUBIC_MAP_ENABLE
));
1011 t
->pp_cubic_faces
= ((log2Width
<< RADEON_FACE_WIDTH_1_SHIFT
) |
1012 (log2Height
<< RADEON_FACE_HEIGHT_1_SHIFT
) |
1013 (log2Width
<< RADEON_FACE_WIDTH_2_SHIFT
) |
1014 (log2Height
<< RADEON_FACE_HEIGHT_2_SHIFT
) |
1015 (log2Width
<< RADEON_FACE_WIDTH_3_SHIFT
) |
1016 (log2Height
<< RADEON_FACE_HEIGHT_3_SHIFT
) |
1017 (log2Width
<< RADEON_FACE_WIDTH_4_SHIFT
) |
1018 (log2Height
<< RADEON_FACE_HEIGHT_4_SHIFT
));
1021 t
->pp_txsize
= (((firstImage
->Width
- 1) << RADEON_TEX_USIZE_SHIFT
)
1022 | ((firstImage
->Height
- 1) << RADEON_TEX_VSIZE_SHIFT
));
1024 if ( !t
->image_override
) {
1025 if (_mesa_is_format_compressed(firstImage
->TexFormat
))
1026 t
->pp_txpitch
= (firstImage
->Width
+ 63) & ~(63);
1028 t
->pp_txpitch
= ((firstImage
->Width
* texelBytes
) + 63) & ~(63);
1029 t
->pp_txpitch
-= 32;
1032 if (t
->base
.Target
== GL_TEXTURE_RECTANGLE_NV
) {
1033 t
->pp_txformat
|= RADEON_TXFORMAT_NON_POWER2
;
1039 static GLboolean
radeon_validate_texture(struct gl_context
*ctx
, struct gl_texture_object
*texObj
, int unit
)
1041 r100ContextPtr rmesa
= R100_CONTEXT(ctx
);
1042 radeonTexObj
*t
= radeon_tex_obj(texObj
);
1045 if (!radeon_validate_texture_miptree(ctx
, _mesa_get_samplerobj(ctx
, unit
), texObj
))
1048 ret
= setup_hardware_state(rmesa
, t
, unit
);
1049 if (ret
== GL_FALSE
)
1052 /* yuv conversion only works in first unit */
1053 if (unit
!= 0 && (t
->pp_txfilter
& RADEON_YUV_TO_RGB
))
1056 RADEON_STATECHANGE( rmesa
, ctx
);
1057 rmesa
->hw
.ctx
.cmd
[CTX_PP_CNTL
] |=
1058 (RADEON_TEX_0_ENABLE
| RADEON_TEX_BLEND_0_ENABLE
) << unit
;
1059 RADEON_STATECHANGE( rmesa
, tcl
);
1060 rmesa
->hw
.tcl
.cmd
[TCL_OUTPUT_VTXFMT
] |= RADEON_ST_BIT(unit
);
1062 rmesa
->recheck_texgen
[unit
] = GL_TRUE
;
1064 radeonTexUpdateParameters(ctx
, unit
);
1065 import_tex_obj_state( rmesa
, unit
, t
);
1067 if (rmesa
->recheck_texgen
[unit
]) {
1068 GLboolean fallback
= !radeon_validate_texgen( ctx
, unit
);
1069 TCL_FALLBACK( ctx
, (RADEON_TCL_FALLBACK_TEXGEN_0
<<unit
), fallback
);
1070 rmesa
->recheck_texgen
[unit
] = 0;
1071 rmesa
->radeon
.NewGLState
|= _NEW_TEXTURE_MATRIX
;
1074 if ( ! radeonUpdateTextureEnv( ctx
, unit
) ) {
1077 FALLBACK( rmesa
, RADEON_FALLBACK_BORDER_MODE
, t
->border_fallback
);
1079 t
->validated
= GL_TRUE
;
1080 return !t
->border_fallback
;
1083 static GLboolean
radeonUpdateTextureUnit( struct gl_context
*ctx
, int unit
)
1085 r100ContextPtr rmesa
= R100_CONTEXT(ctx
);
1087 if (ctx
->Texture
.Unit
[unit
]._ReallyEnabled
& TEXTURE_3D_BIT
) {
1088 disable_tex_obj_state(rmesa
, unit
);
1089 rmesa
->state
.texture
.unit
[unit
].texobj
= NULL
;
1093 if (!ctx
->Texture
.Unit
[unit
]._ReallyEnabled
) {
1094 /* disable the unit */
1095 disable_tex_obj_state(rmesa
, unit
);
1096 rmesa
->state
.texture
.unit
[unit
].texobj
= NULL
;
1100 if (!radeon_validate_texture(ctx
, ctx
->Texture
.Unit
[unit
]._Current
, unit
)) {
1102 "failed to validate texture for unit %d.\n",
1104 rmesa
->state
.texture
.unit
[unit
].texobj
= NULL
;
1107 rmesa
->state
.texture
.unit
[unit
].texobj
= radeon_tex_obj(ctx
->Texture
.Unit
[unit
]._Current
);
1111 void radeonUpdateTextureState( struct gl_context
*ctx
)
1113 r100ContextPtr rmesa
= R100_CONTEXT(ctx
);
1116 /* set the ctx all textures off */
1117 RADEON_STATECHANGE( rmesa
, ctx
);
1118 rmesa
->hw
.ctx
.cmd
[CTX_PP_CNTL
] &= ~((RADEON_TEX_ENABLE_MASK
) | (RADEON_TEX_BLEND_ENABLE_MASK
));
1120 ok
= (radeonUpdateTextureUnit( ctx
, 0 ) &&
1121 radeonUpdateTextureUnit( ctx
, 1 ) &&
1122 radeonUpdateTextureUnit( ctx
, 2 ));
1124 FALLBACK( rmesa
, RADEON_FALLBACK_TEXTURE
, !ok
);
1126 if (rmesa
->radeon
.TclFallback
)
1127 radeonChooseVertexState( ctx
);