2 * Copyright (C) 2005-2007 Brian Paul All Rights Reserved.
3 * Copyright (C) 2008 VMware, Inc. All Rights Reserved.
4 * Copyright © 2010 Intel Corporation
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
27 * \file ir_to_mesa.cpp
29 * Translate GLSL IR to Mesa's gl_program representation.
33 #include "main/compiler.h"
35 #include "ir_visitor.h"
36 #include "ir_print_visitor.h"
37 #include "ir_expression_flattening.h"
38 #include "ir_uniform.h"
39 #include "glsl_types.h"
40 #include "glsl_parser_extras.h"
41 #include "../glsl/program.h"
42 #include "ir_optimization.h"
46 #include "main/mtypes.h"
47 #include "main/shaderobj.h"
48 #include "program/hash_table.h"
51 #include "main/shaderapi.h"
52 #include "main/uniforms.h"
53 #include "program/prog_instruction.h"
54 #include "program/prog_optimize.h"
55 #include "program/prog_print.h"
56 #include "program/program.h"
57 #include "program/prog_parameter.h"
58 #include "program/sampler.h"
64 static int swizzle_for_size(int size
);
67 * This struct is a corresponding struct to Mesa prog_src_register, with
72 src_reg(gl_register_file file
, int index
, const glsl_type
*type
)
76 if (type
&& (type
->is_scalar() || type
->is_vector() || type
->is_matrix()))
77 this->swizzle
= swizzle_for_size(type
->vector_elements
);
79 this->swizzle
= SWIZZLE_XYZW
;
86 this->file
= PROGRAM_UNDEFINED
;
93 explicit src_reg(dst_reg reg
);
95 gl_register_file file
; /**< PROGRAM_* from Mesa */
96 int index
; /**< temporary index, VERT_ATTRIB_*, FRAG_ATTRIB_*, etc. */
97 GLuint swizzle
; /**< SWIZZLE_XYZWONEZERO swizzles from Mesa. */
98 int negate
; /**< NEGATE_XYZW mask from mesa */
99 /** Register index should be offset by the integer in this reg. */
105 dst_reg(gl_register_file file
, int writemask
)
109 this->writemask
= writemask
;
110 this->cond_mask
= COND_TR
;
111 this->reladdr
= NULL
;
116 this->file
= PROGRAM_UNDEFINED
;
119 this->cond_mask
= COND_TR
;
120 this->reladdr
= NULL
;
123 explicit dst_reg(src_reg reg
);
125 gl_register_file file
; /**< PROGRAM_* from Mesa */
126 int index
; /**< temporary index, VERT_ATTRIB_*, FRAG_ATTRIB_*, etc. */
127 int writemask
; /**< Bitfield of WRITEMASK_[XYZW] */
129 /** Register index should be offset by the integer in this reg. */
133 src_reg::src_reg(dst_reg reg
)
135 this->file
= reg
.file
;
136 this->index
= reg
.index
;
137 this->swizzle
= SWIZZLE_XYZW
;
139 this->reladdr
= reg
.reladdr
;
142 dst_reg::dst_reg(src_reg reg
)
144 this->file
= reg
.file
;
145 this->index
= reg
.index
;
146 this->writemask
= WRITEMASK_XYZW
;
147 this->cond_mask
= COND_TR
;
148 this->reladdr
= reg
.reladdr
;
151 class ir_to_mesa_instruction
: public exec_node
{
153 /* Callers of this ralloc-based new need not call delete. It's
154 * easier to just ralloc_free 'ctx' (or any of its ancestors). */
155 static void* operator new(size_t size
, void *ctx
)
159 node
= rzalloc_size(ctx
, size
);
160 assert(node
!= NULL
);
168 /** Pointer to the ir source this tree came from for debugging */
170 GLboolean cond_update
;
172 int sampler
; /**< sampler index */
173 int tex_target
; /**< One of TEXTURE_*_INDEX */
174 GLboolean tex_shadow
;
177 class variable_storage
: public exec_node
{
179 variable_storage(ir_variable
*var
, gl_register_file file
, int index
)
180 : file(file
), index(index
), var(var
)
185 gl_register_file file
;
187 ir_variable
*var
; /* variable that maps to this, if any */
190 class function_entry
: public exec_node
{
192 ir_function_signature
*sig
;
195 * identifier of this function signature used by the program.
197 * At the point that Mesa instructions for function calls are
198 * generated, we don't know the address of the first instruction of
199 * the function body. So we make the BranchTarget that is called a
200 * small integer and rewrite them during set_branchtargets().
205 * Pointer to first instruction of the function body.
207 * Set during function body emits after main() is processed.
209 ir_to_mesa_instruction
*bgn_inst
;
212 * Index of the first instruction of the function body in actual
215 * Set after convertion from ir_to_mesa_instruction to prog_instruction.
219 /** Storage for the return value. */
223 class ir_to_mesa_visitor
: public ir_visitor
{
225 ir_to_mesa_visitor();
226 ~ir_to_mesa_visitor();
228 function_entry
*current_function
;
230 struct gl_context
*ctx
;
231 struct gl_program
*prog
;
232 struct gl_shader_program
*shader_program
;
233 struct gl_shader_compiler_options
*options
;
237 variable_storage
*find_variable_storage(ir_variable
*var
);
239 src_reg
get_temp(const glsl_type
*type
);
240 void reladdr_to_temp(ir_instruction
*ir
, src_reg
*reg
, int *num_reladdr
);
242 src_reg
src_reg_for_float(float val
);
245 * \name Visit methods
247 * As typical for the visitor pattern, there must be one \c visit method for
248 * each concrete subclass of \c ir_instruction. Virtual base classes within
249 * the hierarchy should not have \c visit methods.
252 virtual void visit(ir_variable
*);
253 virtual void visit(ir_loop
*);
254 virtual void visit(ir_loop_jump
*);
255 virtual void visit(ir_function_signature
*);
256 virtual void visit(ir_function
*);
257 virtual void visit(ir_expression
*);
258 virtual void visit(ir_swizzle
*);
259 virtual void visit(ir_dereference_variable
*);
260 virtual void visit(ir_dereference_array
*);
261 virtual void visit(ir_dereference_record
*);
262 virtual void visit(ir_assignment
*);
263 virtual void visit(ir_constant
*);
264 virtual void visit(ir_call
*);
265 virtual void visit(ir_return
*);
266 virtual void visit(ir_discard
*);
267 virtual void visit(ir_texture
*);
268 virtual void visit(ir_if
*);
273 /** List of variable_storage */
276 /** List of function_entry */
277 exec_list function_signatures
;
278 int next_signature_id
;
280 /** List of ir_to_mesa_instruction */
281 exec_list instructions
;
283 ir_to_mesa_instruction
*emit(ir_instruction
*ir
, enum prog_opcode op
);
285 ir_to_mesa_instruction
*emit(ir_instruction
*ir
, enum prog_opcode op
,
286 dst_reg dst
, src_reg src0
);
288 ir_to_mesa_instruction
*emit(ir_instruction
*ir
, enum prog_opcode op
,
289 dst_reg dst
, src_reg src0
, src_reg src1
);
291 ir_to_mesa_instruction
*emit(ir_instruction
*ir
, enum prog_opcode op
,
293 src_reg src0
, src_reg src1
, src_reg src2
);
296 * Emit the correct dot-product instruction for the type of arguments
298 ir_to_mesa_instruction
* emit_dp(ir_instruction
*ir
,
304 void emit_scalar(ir_instruction
*ir
, enum prog_opcode op
,
305 dst_reg dst
, src_reg src0
);
307 void emit_scalar(ir_instruction
*ir
, enum prog_opcode op
,
308 dst_reg dst
, src_reg src0
, src_reg src1
);
310 void emit_scs(ir_instruction
*ir
, enum prog_opcode op
,
311 dst_reg dst
, const src_reg
&src
);
313 bool try_emit_mad(ir_expression
*ir
,
315 bool try_emit_mad_for_and_not(ir_expression
*ir
,
317 bool try_emit_sat(ir_expression
*ir
);
319 void emit_swz(ir_expression
*ir
);
321 bool process_move_condition(ir_rvalue
*ir
);
323 void copy_propagate(void);
328 src_reg undef_src
= src_reg(PROGRAM_UNDEFINED
, 0, NULL
);
330 dst_reg undef_dst
= dst_reg(PROGRAM_UNDEFINED
, SWIZZLE_NOOP
);
332 dst_reg address_reg
= dst_reg(PROGRAM_ADDRESS
, WRITEMASK_X
);
335 swizzle_for_size(int size
)
337 int size_swizzles
[4] = {
338 MAKE_SWIZZLE4(SWIZZLE_X
, SWIZZLE_X
, SWIZZLE_X
, SWIZZLE_X
),
339 MAKE_SWIZZLE4(SWIZZLE_X
, SWIZZLE_Y
, SWIZZLE_Y
, SWIZZLE_Y
),
340 MAKE_SWIZZLE4(SWIZZLE_X
, SWIZZLE_Y
, SWIZZLE_Z
, SWIZZLE_Z
),
341 MAKE_SWIZZLE4(SWIZZLE_X
, SWIZZLE_Y
, SWIZZLE_Z
, SWIZZLE_W
),
344 assert((size
>= 1) && (size
<= 4));
345 return size_swizzles
[size
- 1];
348 ir_to_mesa_instruction
*
349 ir_to_mesa_visitor::emit(ir_instruction
*ir
, enum prog_opcode op
,
351 src_reg src0
, src_reg src1
, src_reg src2
)
353 ir_to_mesa_instruction
*inst
= new(mem_ctx
) ir_to_mesa_instruction();
356 /* If we have to do relative addressing, we want to load the ARL
357 * reg directly for one of the regs, and preload the other reladdr
358 * sources into temps.
360 num_reladdr
+= dst
.reladdr
!= NULL
;
361 num_reladdr
+= src0
.reladdr
!= NULL
;
362 num_reladdr
+= src1
.reladdr
!= NULL
;
363 num_reladdr
+= src2
.reladdr
!= NULL
;
365 reladdr_to_temp(ir
, &src2
, &num_reladdr
);
366 reladdr_to_temp(ir
, &src1
, &num_reladdr
);
367 reladdr_to_temp(ir
, &src0
, &num_reladdr
);
370 emit(ir
, OPCODE_ARL
, address_reg
, *dst
.reladdr
);
373 assert(num_reladdr
== 0);
382 this->instructions
.push_tail(inst
);
388 ir_to_mesa_instruction
*
389 ir_to_mesa_visitor::emit(ir_instruction
*ir
, enum prog_opcode op
,
390 dst_reg dst
, src_reg src0
, src_reg src1
)
392 return emit(ir
, op
, dst
, src0
, src1
, undef_src
);
395 ir_to_mesa_instruction
*
396 ir_to_mesa_visitor::emit(ir_instruction
*ir
, enum prog_opcode op
,
397 dst_reg dst
, src_reg src0
)
399 assert(dst
.writemask
!= 0);
400 return emit(ir
, op
, dst
, src0
, undef_src
, undef_src
);
403 ir_to_mesa_instruction
*
404 ir_to_mesa_visitor::emit(ir_instruction
*ir
, enum prog_opcode op
)
406 return emit(ir
, op
, undef_dst
, undef_src
, undef_src
, undef_src
);
409 ir_to_mesa_instruction
*
410 ir_to_mesa_visitor::emit_dp(ir_instruction
*ir
,
411 dst_reg dst
, src_reg src0
, src_reg src1
,
414 static const gl_inst_opcode dot_opcodes
[] = {
415 OPCODE_DP2
, OPCODE_DP3
, OPCODE_DP4
418 return emit(ir
, dot_opcodes
[elements
- 2], dst
, src0
, src1
);
422 * Emits Mesa scalar opcodes to produce unique answers across channels.
424 * Some Mesa opcodes are scalar-only, like ARB_fp/vp. The src X
425 * channel determines the result across all channels. So to do a vec4
426 * of this operation, we want to emit a scalar per source channel used
427 * to produce dest channels.
430 ir_to_mesa_visitor::emit_scalar(ir_instruction
*ir
, enum prog_opcode op
,
432 src_reg orig_src0
, src_reg orig_src1
)
435 int done_mask
= ~dst
.writemask
;
437 /* Mesa RCP is a scalar operation splatting results to all channels,
438 * like ARB_fp/vp. So emit as many RCPs as necessary to cover our
441 for (i
= 0; i
< 4; i
++) {
442 GLuint this_mask
= (1 << i
);
443 ir_to_mesa_instruction
*inst
;
444 src_reg src0
= orig_src0
;
445 src_reg src1
= orig_src1
;
447 if (done_mask
& this_mask
)
450 GLuint src0_swiz
= GET_SWZ(src0
.swizzle
, i
);
451 GLuint src1_swiz
= GET_SWZ(src1
.swizzle
, i
);
452 for (j
= i
+ 1; j
< 4; j
++) {
453 /* If there is another enabled component in the destination that is
454 * derived from the same inputs, generate its value on this pass as
457 if (!(done_mask
& (1 << j
)) &&
458 GET_SWZ(src0
.swizzle
, j
) == src0_swiz
&&
459 GET_SWZ(src1
.swizzle
, j
) == src1_swiz
) {
460 this_mask
|= (1 << j
);
463 src0
.swizzle
= MAKE_SWIZZLE4(src0_swiz
, src0_swiz
,
464 src0_swiz
, src0_swiz
);
465 src1
.swizzle
= MAKE_SWIZZLE4(src1_swiz
, src1_swiz
,
466 src1_swiz
, src1_swiz
);
468 inst
= emit(ir
, op
, dst
, src0
, src1
);
469 inst
->dst
.writemask
= this_mask
;
470 done_mask
|= this_mask
;
475 ir_to_mesa_visitor::emit_scalar(ir_instruction
*ir
, enum prog_opcode op
,
476 dst_reg dst
, src_reg src0
)
478 src_reg undef
= undef_src
;
480 undef
.swizzle
= SWIZZLE_XXXX
;
482 emit_scalar(ir
, op
, dst
, src0
, undef
);
486 * Emit an OPCODE_SCS instruction
488 * The \c SCS opcode functions a bit differently than the other Mesa (or
489 * ARB_fragment_program) opcodes. Instead of splatting its result across all
490 * four components of the destination, it writes one value to the \c x
491 * component and another value to the \c y component.
493 * \param ir IR instruction being processed
494 * \param op Either \c OPCODE_SIN or \c OPCODE_COS depending on which
496 * \param dst Destination register
497 * \param src Source register
500 ir_to_mesa_visitor::emit_scs(ir_instruction
*ir
, enum prog_opcode op
,
504 /* Vertex programs cannot use the SCS opcode.
506 if (this->prog
->Target
== GL_VERTEX_PROGRAM_ARB
) {
507 emit_scalar(ir
, op
, dst
, src
);
511 const unsigned component
= (op
== OPCODE_SIN
) ? 0 : 1;
512 const unsigned scs_mask
= (1U << component
);
513 int done_mask
= ~dst
.writemask
;
516 assert(op
== OPCODE_SIN
|| op
== OPCODE_COS
);
518 /* If there are compnents in the destination that differ from the component
519 * that will be written by the SCS instrution, we'll need a temporary.
521 if (scs_mask
!= unsigned(dst
.writemask
)) {
522 tmp
= get_temp(glsl_type::vec4_type
);
525 for (unsigned i
= 0; i
< 4; i
++) {
526 unsigned this_mask
= (1U << i
);
529 if ((done_mask
& this_mask
) != 0)
532 /* The source swizzle specified which component of the source generates
533 * sine / cosine for the current component in the destination. The SCS
534 * instruction requires that this value be swizzle to the X component.
535 * Replace the current swizzle with a swizzle that puts the source in
538 unsigned src0_swiz
= GET_SWZ(src
.swizzle
, i
);
540 src0
.swizzle
= MAKE_SWIZZLE4(src0_swiz
, src0_swiz
,
541 src0_swiz
, src0_swiz
);
542 for (unsigned j
= i
+ 1; j
< 4; j
++) {
543 /* If there is another enabled component in the destination that is
544 * derived from the same inputs, generate its value on this pass as
547 if (!(done_mask
& (1 << j
)) &&
548 GET_SWZ(src0
.swizzle
, j
) == src0_swiz
) {
549 this_mask
|= (1 << j
);
553 if (this_mask
!= scs_mask
) {
554 ir_to_mesa_instruction
*inst
;
555 dst_reg tmp_dst
= dst_reg(tmp
);
557 /* Emit the SCS instruction.
559 inst
= emit(ir
, OPCODE_SCS
, tmp_dst
, src0
);
560 inst
->dst
.writemask
= scs_mask
;
562 /* Move the result of the SCS instruction to the desired location in
565 tmp
.swizzle
= MAKE_SWIZZLE4(component
, component
,
566 component
, component
);
567 inst
= emit(ir
, OPCODE_SCS
, dst
, tmp
);
568 inst
->dst
.writemask
= this_mask
;
570 /* Emit the SCS instruction to write directly to the destination.
572 ir_to_mesa_instruction
*inst
= emit(ir
, OPCODE_SCS
, dst
, src0
);
573 inst
->dst
.writemask
= scs_mask
;
576 done_mask
|= this_mask
;
581 ir_to_mesa_visitor::src_reg_for_float(float val
)
583 src_reg
src(PROGRAM_CONSTANT
, -1, NULL
);
585 src
.index
= _mesa_add_unnamed_constant(this->prog
->Parameters
,
586 (const gl_constant_value
*)&val
, 1, &src
.swizzle
);
592 type_size(const struct glsl_type
*type
)
597 switch (type
->base_type
) {
600 case GLSL_TYPE_FLOAT
:
602 if (type
->is_matrix()) {
603 return type
->matrix_columns
;
605 /* Regardless of size of vector, it gets a vec4. This is bad
606 * packing for things like floats, but otherwise arrays become a
607 * mess. Hopefully a later pass over the code can pack scalars
608 * down if appropriate.
612 case GLSL_TYPE_ARRAY
:
613 assert(type
->length
> 0);
614 return type_size(type
->fields
.array
) * type
->length
;
615 case GLSL_TYPE_STRUCT
:
617 for (i
= 0; i
< type
->length
; i
++) {
618 size
+= type_size(type
->fields
.structure
[i
].type
);
621 case GLSL_TYPE_SAMPLER
:
622 /* Samplers take up one slot in UNIFORMS[], but they're baked in
633 * In the initial pass of codegen, we assign temporary numbers to
634 * intermediate results. (not SSA -- variable assignments will reuse
635 * storage). Actual register allocation for the Mesa VM occurs in a
636 * pass over the Mesa IR later.
639 ir_to_mesa_visitor::get_temp(const glsl_type
*type
)
643 src
.file
= PROGRAM_TEMPORARY
;
644 src
.index
= next_temp
;
646 next_temp
+= type_size(type
);
648 if (type
->is_array() || type
->is_record()) {
649 src
.swizzle
= SWIZZLE_NOOP
;
651 src
.swizzle
= swizzle_for_size(type
->vector_elements
);
659 ir_to_mesa_visitor::find_variable_storage(ir_variable
*var
)
662 variable_storage
*entry
;
664 foreach_iter(exec_list_iterator
, iter
, this->variables
) {
665 entry
= (variable_storage
*)iter
.get();
667 if (entry
->var
== var
)
675 ir_to_mesa_visitor::visit(ir_variable
*ir
)
677 if (strcmp(ir
->name
, "gl_FragCoord") == 0) {
678 struct gl_fragment_program
*fp
= (struct gl_fragment_program
*)this->prog
;
680 fp
->OriginUpperLeft
= ir
->origin_upper_left
;
681 fp
->PixelCenterInteger
= ir
->pixel_center_integer
;
684 if (ir
->mode
== ir_var_uniform
&& strncmp(ir
->name
, "gl_", 3) == 0) {
686 const ir_state_slot
*const slots
= ir
->state_slots
;
687 assert(ir
->state_slots
!= NULL
);
689 /* Check if this statevar's setup in the STATE file exactly
690 * matches how we'll want to reference it as a
691 * struct/array/whatever. If not, then we need to move it into
692 * temporary storage and hope that it'll get copy-propagated
695 for (i
= 0; i
< ir
->num_state_slots
; i
++) {
696 if (slots
[i
].swizzle
!= SWIZZLE_XYZW
) {
701 variable_storage
*storage
;
703 if (i
== ir
->num_state_slots
) {
704 /* We'll set the index later. */
705 storage
= new(mem_ctx
) variable_storage(ir
, PROGRAM_STATE_VAR
, -1);
706 this->variables
.push_tail(storage
);
710 /* The variable_storage constructor allocates slots based on the size
711 * of the type. However, this had better match the number of state
712 * elements that we're going to copy into the new temporary.
714 assert((int) ir
->num_state_slots
== type_size(ir
->type
));
716 storage
= new(mem_ctx
) variable_storage(ir
, PROGRAM_TEMPORARY
,
718 this->variables
.push_tail(storage
);
719 this->next_temp
+= type_size(ir
->type
);
721 dst
= dst_reg(src_reg(PROGRAM_TEMPORARY
, storage
->index
, NULL
));
725 for (unsigned int i
= 0; i
< ir
->num_state_slots
; i
++) {
726 int index
= _mesa_add_state_reference(this->prog
->Parameters
,
727 (gl_state_index
*)slots
[i
].tokens
);
729 if (storage
->file
== PROGRAM_STATE_VAR
) {
730 if (storage
->index
== -1) {
731 storage
->index
= index
;
733 assert(index
== storage
->index
+ (int)i
);
736 src_reg
src(PROGRAM_STATE_VAR
, index
, NULL
);
737 src
.swizzle
= slots
[i
].swizzle
;
738 emit(ir
, OPCODE_MOV
, dst
, src
);
739 /* even a float takes up a whole vec4 reg in a struct/array. */
744 if (storage
->file
== PROGRAM_TEMPORARY
&&
745 dst
.index
!= storage
->index
+ (int) ir
->num_state_slots
) {
746 linker_error(this->shader_program
,
747 "failed to load builtin uniform `%s' "
748 "(%d/%d regs loaded)\n",
749 ir
->name
, dst
.index
- storage
->index
,
750 type_size(ir
->type
));
756 ir_to_mesa_visitor::visit(ir_loop
*ir
)
758 ir_dereference_variable
*counter
= NULL
;
760 if (ir
->counter
!= NULL
)
761 counter
= new(mem_ctx
) ir_dereference_variable(ir
->counter
);
763 if (ir
->from
!= NULL
) {
764 assert(ir
->counter
!= NULL
);
767 new(mem_ctx
) ir_assignment(counter
, ir
->from
, NULL
);
772 emit(NULL
, OPCODE_BGNLOOP
);
776 new(mem_ctx
) ir_expression(ir
->cmp
, glsl_type::bool_type
,
778 ir_if
*if_stmt
= new(mem_ctx
) ir_if(e
);
781 new(mem_ctx
) ir_loop_jump(ir_loop_jump::jump_break
);
783 if_stmt
->then_instructions
.push_tail(brk
);
785 if_stmt
->accept(this);
788 visit_exec_list(&ir
->body_instructions
, this);
792 new(mem_ctx
) ir_expression(ir_binop_add
, counter
->type
,
793 counter
, ir
->increment
);
796 new(mem_ctx
) ir_assignment(counter
, e
, NULL
);
801 emit(NULL
, OPCODE_ENDLOOP
);
805 ir_to_mesa_visitor::visit(ir_loop_jump
*ir
)
808 case ir_loop_jump::jump_break
:
809 emit(NULL
, OPCODE_BRK
);
811 case ir_loop_jump::jump_continue
:
812 emit(NULL
, OPCODE_CONT
);
819 ir_to_mesa_visitor::visit(ir_function_signature
*ir
)
826 ir_to_mesa_visitor::visit(ir_function
*ir
)
828 /* Ignore function bodies other than main() -- we shouldn't see calls to
829 * them since they should all be inlined before we get to ir_to_mesa.
831 if (strcmp(ir
->name
, "main") == 0) {
832 const ir_function_signature
*sig
;
835 sig
= ir
->matching_signature(&empty
);
839 foreach_iter(exec_list_iterator
, iter
, sig
->body
) {
840 ir_instruction
*ir
= (ir_instruction
*)iter
.get();
848 ir_to_mesa_visitor::try_emit_mad(ir_expression
*ir
, int mul_operand
)
850 int nonmul_operand
= 1 - mul_operand
;
853 ir_expression
*expr
= ir
->operands
[mul_operand
]->as_expression();
854 if (!expr
|| expr
->operation
!= ir_binop_mul
)
857 expr
->operands
[0]->accept(this);
859 expr
->operands
[1]->accept(this);
861 ir
->operands
[nonmul_operand
]->accept(this);
864 this->result
= get_temp(ir
->type
);
865 emit(ir
, OPCODE_MAD
, dst_reg(this->result
), a
, b
, c
);
871 * Emit OPCODE_MAD(a, -b, a) instead of AND(a, NOT(b))
873 * The logic values are 1.0 for true and 0.0 for false. Logical-and is
874 * implemented using multiplication, and logical-or is implemented using
875 * addition. Logical-not can be implemented as (true - x), or (1.0 - x).
876 * As result, the logical expression (a & !b) can be rewritten as:
880 * - (a * 1) - (a * b)
884 * This final expression can be implemented as a single MAD(a, -b, a)
888 ir_to_mesa_visitor::try_emit_mad_for_and_not(ir_expression
*ir
, int try_operand
)
890 const int other_operand
= 1 - try_operand
;
893 ir_expression
*expr
= ir
->operands
[try_operand
]->as_expression();
894 if (!expr
|| expr
->operation
!= ir_unop_logic_not
)
897 ir
->operands
[other_operand
]->accept(this);
899 expr
->operands
[0]->accept(this);
902 b
.negate
= ~b
.negate
;
904 this->result
= get_temp(ir
->type
);
905 emit(ir
, OPCODE_MAD
, dst_reg(this->result
), a
, b
, a
);
911 ir_to_mesa_visitor::try_emit_sat(ir_expression
*ir
)
913 /* Saturates were only introduced to vertex programs in
914 * NV_vertex_program3, so don't give them to drivers in the VP.
916 if (this->prog
->Target
== GL_VERTEX_PROGRAM_ARB
)
919 ir_rvalue
*sat_src
= ir
->as_rvalue_to_saturate();
923 sat_src
->accept(this);
924 src_reg src
= this->result
;
926 /* If we generated an expression instruction into a temporary in
927 * processing the saturate's operand, apply the saturate to that
928 * instruction. Otherwise, generate a MOV to do the saturate.
930 * Note that we have to be careful to only do this optimization if
931 * the instruction in question was what generated src->result. For
932 * example, ir_dereference_array might generate a MUL instruction
933 * to create the reladdr, and return us a src reg using that
934 * reladdr. That MUL result is not the value we're trying to
937 ir_expression
*sat_src_expr
= sat_src
->as_expression();
938 ir_to_mesa_instruction
*new_inst
;
939 new_inst
= (ir_to_mesa_instruction
*)this->instructions
.get_tail();
940 if (sat_src_expr
&& (sat_src_expr
->operation
== ir_binop_mul
||
941 sat_src_expr
->operation
== ir_binop_add
||
942 sat_src_expr
->operation
== ir_binop_dot
)) {
943 new_inst
->saturate
= true;
945 this->result
= get_temp(ir
->type
);
946 ir_to_mesa_instruction
*inst
;
947 inst
= emit(ir
, OPCODE_MOV
, dst_reg(this->result
), src
);
948 inst
->saturate
= true;
955 ir_to_mesa_visitor::reladdr_to_temp(ir_instruction
*ir
,
956 src_reg
*reg
, int *num_reladdr
)
961 emit(ir
, OPCODE_ARL
, address_reg
, *reg
->reladdr
);
963 if (*num_reladdr
!= 1) {
964 src_reg temp
= get_temp(glsl_type::vec4_type
);
966 emit(ir
, OPCODE_MOV
, dst_reg(temp
), *reg
);
974 ir_to_mesa_visitor::emit_swz(ir_expression
*ir
)
976 /* Assume that the vector operator is in a form compatible with OPCODE_SWZ.
977 * This means that each of the operands is either an immediate value of -1,
978 * 0, or 1, or is a component from one source register (possibly with
981 uint8_t components
[4] = { 0 };
982 bool negate
[4] = { false };
983 ir_variable
*var
= NULL
;
985 for (unsigned i
= 0; i
< ir
->type
->vector_elements
; i
++) {
986 ir_rvalue
*op
= ir
->operands
[i
];
988 assert(op
->type
->is_scalar());
991 switch (op
->ir_type
) {
992 case ir_type_constant
: {
994 assert(op
->type
->is_scalar());
996 const ir_constant
*const c
= op
->as_constant();
998 components
[i
] = SWIZZLE_ONE
;
999 } else if (c
->is_zero()) {
1000 components
[i
] = SWIZZLE_ZERO
;
1001 } else if (c
->is_negative_one()) {
1002 components
[i
] = SWIZZLE_ONE
;
1005 assert(!"SWZ constant must be 0.0 or 1.0.");
1012 case ir_type_dereference_variable
: {
1013 ir_dereference_variable
*const deref
=
1014 (ir_dereference_variable
*) op
;
1016 assert((var
== NULL
) || (deref
->var
== var
));
1017 components
[i
] = SWIZZLE_X
;
1023 case ir_type_expression
: {
1024 ir_expression
*const expr
= (ir_expression
*) op
;
1026 assert(expr
->operation
== ir_unop_neg
);
1029 op
= expr
->operands
[0];
1033 case ir_type_swizzle
: {
1034 ir_swizzle
*const swiz
= (ir_swizzle
*) op
;
1036 components
[i
] = swiz
->mask
.x
;
1042 assert(!"Should not get here.");
1048 assert(var
!= NULL
);
1050 ir_dereference_variable
*const deref
=
1051 new(mem_ctx
) ir_dereference_variable(var
);
1053 this->result
.file
= PROGRAM_UNDEFINED
;
1054 deref
->accept(this);
1055 if (this->result
.file
== PROGRAM_UNDEFINED
) {
1057 printf("Failed to get tree for expression operand:\n");
1065 src
.swizzle
= MAKE_SWIZZLE4(components
[0],
1069 src
.negate
= ((unsigned(negate
[0]) << 0)
1070 | (unsigned(negate
[1]) << 1)
1071 | (unsigned(negate
[2]) << 2)
1072 | (unsigned(negate
[3]) << 3));
1074 /* Storage for our result. Ideally for an assignment we'd be using the
1075 * actual storage for the result here, instead.
1077 const src_reg result_src
= get_temp(ir
->type
);
1078 dst_reg result_dst
= dst_reg(result_src
);
1080 /* Limit writes to the channels that will be used by result_src later.
1081 * This does limit this temp's use as a temporary for multi-instruction
1084 result_dst
.writemask
= (1 << ir
->type
->vector_elements
) - 1;
1086 emit(ir
, OPCODE_SWZ
, result_dst
, src
);
1087 this->result
= result_src
;
1091 ir_to_mesa_visitor::visit(ir_expression
*ir
)
1093 unsigned int operand
;
1094 src_reg op
[Elements(ir
->operands
)];
1098 /* Quick peephole: Emit OPCODE_MAD(a, b, c) instead of ADD(MUL(a, b), c)
1100 if (ir
->operation
== ir_binop_add
) {
1101 if (try_emit_mad(ir
, 1))
1103 if (try_emit_mad(ir
, 0))
1107 /* Quick peephole: Emit OPCODE_MAD(-a, -b, a) instead of AND(a, NOT(b))
1109 if (ir
->operation
== ir_binop_logic_and
) {
1110 if (try_emit_mad_for_and_not(ir
, 1))
1112 if (try_emit_mad_for_and_not(ir
, 0))
1116 if (try_emit_sat(ir
))
1119 if (ir
->operation
== ir_quadop_vector
) {
1124 for (operand
= 0; operand
< ir
->get_num_operands(); operand
++) {
1125 this->result
.file
= PROGRAM_UNDEFINED
;
1126 ir
->operands
[operand
]->accept(this);
1127 if (this->result
.file
== PROGRAM_UNDEFINED
) {
1129 printf("Failed to get tree for expression operand:\n");
1130 ir
->operands
[operand
]->accept(&v
);
1133 op
[operand
] = this->result
;
1135 /* Matrix expression operands should have been broken down to vector
1136 * operations already.
1138 assert(!ir
->operands
[operand
]->type
->is_matrix());
1141 int vector_elements
= ir
->operands
[0]->type
->vector_elements
;
1142 if (ir
->operands
[1]) {
1143 vector_elements
= MAX2(vector_elements
,
1144 ir
->operands
[1]->type
->vector_elements
);
1147 this->result
.file
= PROGRAM_UNDEFINED
;
1149 /* Storage for our result. Ideally for an assignment we'd be using
1150 * the actual storage for the result here, instead.
1152 result_src
= get_temp(ir
->type
);
1153 /* convenience for the emit functions below. */
1154 result_dst
= dst_reg(result_src
);
1155 /* Limit writes to the channels that will be used by result_src later.
1156 * This does limit this temp's use as a temporary for multi-instruction
1159 result_dst
.writemask
= (1 << ir
->type
->vector_elements
) - 1;
1161 switch (ir
->operation
) {
1162 case ir_unop_logic_not
:
1163 /* Previously 'SEQ dst, src, 0.0' was used for this. However, many
1164 * older GPUs implement SEQ using multiple instructions (i915 uses two
1165 * SGE instructions and a MUL instruction). Since our logic values are
1166 * 0.0 and 1.0, 1-x also implements !x.
1168 op
[0].negate
= ~op
[0].negate
;
1169 emit(ir
, OPCODE_ADD
, result_dst
, op
[0], src_reg_for_float(1.0));
1172 op
[0].negate
= ~op
[0].negate
;
1176 emit(ir
, OPCODE_ABS
, result_dst
, op
[0]);
1179 emit(ir
, OPCODE_SSG
, result_dst
, op
[0]);
1182 emit_scalar(ir
, OPCODE_RCP
, result_dst
, op
[0]);
1186 emit_scalar(ir
, OPCODE_EX2
, result_dst
, op
[0]);
1190 assert(!"not reached: should be handled by ir_explog_to_explog2");
1193 emit_scalar(ir
, OPCODE_LG2
, result_dst
, op
[0]);
1196 emit_scalar(ir
, OPCODE_SIN
, result_dst
, op
[0]);
1199 emit_scalar(ir
, OPCODE_COS
, result_dst
, op
[0]);
1201 case ir_unop_sin_reduced
:
1202 emit_scs(ir
, OPCODE_SIN
, result_dst
, op
[0]);
1204 case ir_unop_cos_reduced
:
1205 emit_scs(ir
, OPCODE_COS
, result_dst
, op
[0]);
1209 emit(ir
, OPCODE_DDX
, result_dst
, op
[0]);
1212 emit(ir
, OPCODE_DDY
, result_dst
, op
[0]);
1215 case ir_unop_noise
: {
1216 const enum prog_opcode opcode
=
1217 prog_opcode(OPCODE_NOISE1
1218 + (ir
->operands
[0]->type
->vector_elements
) - 1);
1219 assert((opcode
>= OPCODE_NOISE1
) && (opcode
<= OPCODE_NOISE4
));
1221 emit(ir
, opcode
, result_dst
, op
[0]);
1226 emit(ir
, OPCODE_ADD
, result_dst
, op
[0], op
[1]);
1229 emit(ir
, OPCODE_SUB
, result_dst
, op
[0], op
[1]);
1233 emit(ir
, OPCODE_MUL
, result_dst
, op
[0], op
[1]);
1236 assert(!"not reached: should be handled by ir_div_to_mul_rcp");
1239 /* Floating point should be lowered by MOD_TO_FRACT in the compiler. */
1240 assert(ir
->type
->is_integer());
1241 emit(ir
, OPCODE_MUL
, result_dst
, op
[0], op
[1]);
1245 emit(ir
, OPCODE_SLT
, result_dst
, op
[0], op
[1]);
1247 case ir_binop_greater
:
1248 emit(ir
, OPCODE_SGT
, result_dst
, op
[0], op
[1]);
1250 case ir_binop_lequal
:
1251 emit(ir
, OPCODE_SLE
, result_dst
, op
[0], op
[1]);
1253 case ir_binop_gequal
:
1254 emit(ir
, OPCODE_SGE
, result_dst
, op
[0], op
[1]);
1256 case ir_binop_equal
:
1257 emit(ir
, OPCODE_SEQ
, result_dst
, op
[0], op
[1]);
1259 case ir_binop_nequal
:
1260 emit(ir
, OPCODE_SNE
, result_dst
, op
[0], op
[1]);
1262 case ir_binop_all_equal
:
1263 /* "==" operator producing a scalar boolean. */
1264 if (ir
->operands
[0]->type
->is_vector() ||
1265 ir
->operands
[1]->type
->is_vector()) {
1266 src_reg temp
= get_temp(glsl_type::vec4_type
);
1267 emit(ir
, OPCODE_SNE
, dst_reg(temp
), op
[0], op
[1]);
1269 /* After the dot-product, the value will be an integer on the
1270 * range [0,4]. Zero becomes 1.0, and positive values become zero.
1272 emit_dp(ir
, result_dst
, temp
, temp
, vector_elements
);
1274 /* Negating the result of the dot-product gives values on the range
1275 * [-4, 0]. Zero becomes 1.0, and negative values become zero. This
1276 * achieved using SGE.
1278 src_reg sge_src
= result_src
;
1279 sge_src
.negate
= ~sge_src
.negate
;
1280 emit(ir
, OPCODE_SGE
, result_dst
, sge_src
, src_reg_for_float(0.0));
1282 emit(ir
, OPCODE_SEQ
, result_dst
, op
[0], op
[1]);
1285 case ir_binop_any_nequal
:
1286 /* "!=" operator producing a scalar boolean. */
1287 if (ir
->operands
[0]->type
->is_vector() ||
1288 ir
->operands
[1]->type
->is_vector()) {
1289 src_reg temp
= get_temp(glsl_type::vec4_type
);
1290 emit(ir
, OPCODE_SNE
, dst_reg(temp
), op
[0], op
[1]);
1292 /* After the dot-product, the value will be an integer on the
1293 * range [0,4]. Zero stays zero, and positive values become 1.0.
1295 ir_to_mesa_instruction
*const dp
=
1296 emit_dp(ir
, result_dst
, temp
, temp
, vector_elements
);
1297 if (this->prog
->Target
== GL_FRAGMENT_PROGRAM_ARB
) {
1298 /* The clamping to [0,1] can be done for free in the fragment
1299 * shader with a saturate.
1301 dp
->saturate
= true;
1303 /* Negating the result of the dot-product gives values on the range
1304 * [-4, 0]. Zero stays zero, and negative values become 1.0. This
1305 * achieved using SLT.
1307 src_reg slt_src
= result_src
;
1308 slt_src
.negate
= ~slt_src
.negate
;
1309 emit(ir
, OPCODE_SLT
, result_dst
, slt_src
, src_reg_for_float(0.0));
1312 emit(ir
, OPCODE_SNE
, result_dst
, op
[0], op
[1]);
1317 assert(ir
->operands
[0]->type
->is_vector());
1319 /* After the dot-product, the value will be an integer on the
1320 * range [0,4]. Zero stays zero, and positive values become 1.0.
1322 ir_to_mesa_instruction
*const dp
=
1323 emit_dp(ir
, result_dst
, op
[0], op
[0],
1324 ir
->operands
[0]->type
->vector_elements
);
1325 if (this->prog
->Target
== GL_FRAGMENT_PROGRAM_ARB
) {
1326 /* The clamping to [0,1] can be done for free in the fragment
1327 * shader with a saturate.
1329 dp
->saturate
= true;
1331 /* Negating the result of the dot-product gives values on the range
1332 * [-4, 0]. Zero stays zero, and negative values become 1.0. This
1333 * is achieved using SLT.
1335 src_reg slt_src
= result_src
;
1336 slt_src
.negate
= ~slt_src
.negate
;
1337 emit(ir
, OPCODE_SLT
, result_dst
, slt_src
, src_reg_for_float(0.0));
1342 case ir_binop_logic_xor
:
1343 emit(ir
, OPCODE_SNE
, result_dst
, op
[0], op
[1]);
1346 case ir_binop_logic_or
: {
1347 /* After the addition, the value will be an integer on the
1348 * range [0,2]. Zero stays zero, and positive values become 1.0.
1350 ir_to_mesa_instruction
*add
=
1351 emit(ir
, OPCODE_ADD
, result_dst
, op
[0], op
[1]);
1352 if (this->prog
->Target
== GL_FRAGMENT_PROGRAM_ARB
) {
1353 /* The clamping to [0,1] can be done for free in the fragment
1354 * shader with a saturate.
1356 add
->saturate
= true;
1358 /* Negating the result of the addition gives values on the range
1359 * [-2, 0]. Zero stays zero, and negative values become 1.0. This
1360 * is achieved using SLT.
1362 src_reg slt_src
= result_src
;
1363 slt_src
.negate
= ~slt_src
.negate
;
1364 emit(ir
, OPCODE_SLT
, result_dst
, slt_src
, src_reg_for_float(0.0));
1369 case ir_binop_logic_and
:
1370 /* the bool args are stored as float 0.0 or 1.0, so "mul" gives us "and". */
1371 emit(ir
, OPCODE_MUL
, result_dst
, op
[0], op
[1]);
1375 assert(ir
->operands
[0]->type
->is_vector());
1376 assert(ir
->operands
[0]->type
== ir
->operands
[1]->type
);
1377 emit_dp(ir
, result_dst
, op
[0], op
[1],
1378 ir
->operands
[0]->type
->vector_elements
);
1382 /* sqrt(x) = x * rsq(x). */
1383 emit_scalar(ir
, OPCODE_RSQ
, result_dst
, op
[0]);
1384 emit(ir
, OPCODE_MUL
, result_dst
, result_src
, op
[0]);
1385 /* For incoming channels <= 0, set the result to 0. */
1386 op
[0].negate
= ~op
[0].negate
;
1387 emit(ir
, OPCODE_CMP
, result_dst
,
1388 op
[0], result_src
, src_reg_for_float(0.0));
1391 emit_scalar(ir
, OPCODE_RSQ
, result_dst
, op
[0]);
1399 /* Mesa IR lacks types, ints are stored as truncated floats. */
1403 emit(ir
, OPCODE_TRUNC
, result_dst
, op
[0]);
1407 emit(ir
, OPCODE_SNE
, result_dst
,
1408 op
[0], src_reg_for_float(0.0));
1410 case ir_unop_bitcast_f2i
: // Ignore these 4, they can't happen here anyway
1411 case ir_unop_bitcast_f2u
:
1412 case ir_unop_bitcast_i2f
:
1413 case ir_unop_bitcast_u2f
:
1416 emit(ir
, OPCODE_TRUNC
, result_dst
, op
[0]);
1419 op
[0].negate
= ~op
[0].negate
;
1420 emit(ir
, OPCODE_FLR
, result_dst
, op
[0]);
1421 result_src
.negate
= ~result_src
.negate
;
1424 emit(ir
, OPCODE_FLR
, result_dst
, op
[0]);
1427 emit(ir
, OPCODE_FRC
, result_dst
, op
[0]);
1431 emit(ir
, OPCODE_MIN
, result_dst
, op
[0], op
[1]);
1434 emit(ir
, OPCODE_MAX
, result_dst
, op
[0], op
[1]);
1437 emit_scalar(ir
, OPCODE_POW
, result_dst
, op
[0], op
[1]);
1440 /* GLSL 1.30 integer ops are unsupported in Mesa IR, but since
1441 * hardware backends have no way to avoid Mesa IR generation
1442 * even if they don't use it, we need to emit "something" and
1445 case ir_binop_lshift
:
1446 case ir_binop_rshift
:
1447 case ir_binop_bit_and
:
1448 case ir_binop_bit_xor
:
1449 case ir_binop_bit_or
:
1450 emit(ir
, OPCODE_ADD
, result_dst
, op
[0], op
[1]);
1453 case ir_unop_bit_not
:
1454 case ir_unop_round_even
:
1455 emit(ir
, OPCODE_MOV
, result_dst
, op
[0]);
1458 case ir_quadop_vector
:
1459 /* This operation should have already been handled.
1461 assert(!"Should not get here.");
1465 this->result
= result_src
;
1470 ir_to_mesa_visitor::visit(ir_swizzle
*ir
)
1476 /* Note that this is only swizzles in expressions, not those on the left
1477 * hand side of an assignment, which do write masking. See ir_assignment
1481 ir
->val
->accept(this);
1483 assert(src
.file
!= PROGRAM_UNDEFINED
);
1485 for (i
= 0; i
< 4; i
++) {
1486 if (i
< ir
->type
->vector_elements
) {
1489 swizzle
[i
] = GET_SWZ(src
.swizzle
, ir
->mask
.x
);
1492 swizzle
[i
] = GET_SWZ(src
.swizzle
, ir
->mask
.y
);
1495 swizzle
[i
] = GET_SWZ(src
.swizzle
, ir
->mask
.z
);
1498 swizzle
[i
] = GET_SWZ(src
.swizzle
, ir
->mask
.w
);
1502 /* If the type is smaller than a vec4, replicate the last
1505 swizzle
[i
] = swizzle
[ir
->type
->vector_elements
- 1];
1509 src
.swizzle
= MAKE_SWIZZLE4(swizzle
[0], swizzle
[1], swizzle
[2], swizzle
[3]);
1515 ir_to_mesa_visitor::visit(ir_dereference_variable
*ir
)
1517 variable_storage
*entry
= find_variable_storage(ir
->var
);
1518 ir_variable
*var
= ir
->var
;
1521 switch (var
->mode
) {
1522 case ir_var_uniform
:
1523 entry
= new(mem_ctx
) variable_storage(var
, PROGRAM_UNIFORM
,
1525 this->variables
.push_tail(entry
);
1529 /* The linker assigns locations for varyings and attributes,
1530 * including deprecated builtins (like gl_Color),
1531 * user-assigned generic attributes (glBindVertexLocation),
1532 * and user-defined varyings.
1534 * FINISHME: We would hit this path for function arguments. Fix!
1536 assert(var
->location
!= -1);
1537 entry
= new(mem_ctx
) variable_storage(var
,
1542 assert(var
->location
!= -1);
1543 entry
= new(mem_ctx
) variable_storage(var
,
1547 case ir_var_system_value
:
1548 entry
= new(mem_ctx
) variable_storage(var
,
1549 PROGRAM_SYSTEM_VALUE
,
1553 case ir_var_temporary
:
1554 entry
= new(mem_ctx
) variable_storage(var
, PROGRAM_TEMPORARY
,
1556 this->variables
.push_tail(entry
);
1558 next_temp
+= type_size(var
->type
);
1563 printf("Failed to make storage for %s\n", var
->name
);
1568 this->result
= src_reg(entry
->file
, entry
->index
, var
->type
);
1572 ir_to_mesa_visitor::visit(ir_dereference_array
*ir
)
1576 int element_size
= type_size(ir
->type
);
1578 index
= ir
->array_index
->constant_expression_value();
1580 ir
->array
->accept(this);
1584 src
.index
+= index
->value
.i
[0] * element_size
;
1586 /* Variable index array dereference. It eats the "vec4" of the
1587 * base of the array and an index that offsets the Mesa register
1590 ir
->array_index
->accept(this);
1594 if (element_size
== 1) {
1595 index_reg
= this->result
;
1597 index_reg
= get_temp(glsl_type::float_type
);
1599 emit(ir
, OPCODE_MUL
, dst_reg(index_reg
),
1600 this->result
, src_reg_for_float(element_size
));
1603 /* If there was already a relative address register involved, add the
1604 * new and the old together to get the new offset.
1606 if (src
.reladdr
!= NULL
) {
1607 src_reg accum_reg
= get_temp(glsl_type::float_type
);
1609 emit(ir
, OPCODE_ADD
, dst_reg(accum_reg
),
1610 index_reg
, *src
.reladdr
);
1612 index_reg
= accum_reg
;
1615 src
.reladdr
= ralloc(mem_ctx
, src_reg
);
1616 memcpy(src
.reladdr
, &index_reg
, sizeof(index_reg
));
1619 /* If the type is smaller than a vec4, replicate the last channel out. */
1620 if (ir
->type
->is_scalar() || ir
->type
->is_vector())
1621 src
.swizzle
= swizzle_for_size(ir
->type
->vector_elements
);
1623 src
.swizzle
= SWIZZLE_NOOP
;
1629 ir_to_mesa_visitor::visit(ir_dereference_record
*ir
)
1632 const glsl_type
*struct_type
= ir
->record
->type
;
1635 ir
->record
->accept(this);
1637 for (i
= 0; i
< struct_type
->length
; i
++) {
1638 if (strcmp(struct_type
->fields
.structure
[i
].name
, ir
->field
) == 0)
1640 offset
+= type_size(struct_type
->fields
.structure
[i
].type
);
1643 /* If the type is smaller than a vec4, replicate the last channel out. */
1644 if (ir
->type
->is_scalar() || ir
->type
->is_vector())
1645 this->result
.swizzle
= swizzle_for_size(ir
->type
->vector_elements
);
1647 this->result
.swizzle
= SWIZZLE_NOOP
;
1649 this->result
.index
+= offset
;
1653 * We want to be careful in assignment setup to hit the actual storage
1654 * instead of potentially using a temporary like we might with the
1655 * ir_dereference handler.
1658 get_assignment_lhs(ir_dereference
*ir
, ir_to_mesa_visitor
*v
)
1660 /* The LHS must be a dereference. If the LHS is a variable indexed array
1661 * access of a vector, it must be separated into a series conditional moves
1662 * before reaching this point (see ir_vec_index_to_cond_assign).
1664 assert(ir
->as_dereference());
1665 ir_dereference_array
*deref_array
= ir
->as_dereference_array();
1667 assert(!deref_array
->array
->type
->is_vector());
1670 /* Use the rvalue deref handler for the most part. We'll ignore
1671 * swizzles in it and write swizzles using writemask, though.
1674 return dst_reg(v
->result
);
1678 * Process the condition of a conditional assignment
1680 * Examines the condition of a conditional assignment to generate the optimal
1681 * first operand of a \c CMP instruction. If the condition is a relational
1682 * operator with 0 (e.g., \c ir_binop_less), the value being compared will be
1683 * used as the source for the \c CMP instruction. Otherwise the comparison
1684 * is processed to a boolean result, and the boolean result is used as the
1685 * operand to the CMP instruction.
1688 ir_to_mesa_visitor::process_move_condition(ir_rvalue
*ir
)
1690 ir_rvalue
*src_ir
= ir
;
1692 bool switch_order
= false;
1694 ir_expression
*const expr
= ir
->as_expression();
1695 if ((expr
!= NULL
) && (expr
->get_num_operands() == 2)) {
1696 bool zero_on_left
= false;
1698 if (expr
->operands
[0]->is_zero()) {
1699 src_ir
= expr
->operands
[1];
1700 zero_on_left
= true;
1701 } else if (expr
->operands
[1]->is_zero()) {
1702 src_ir
= expr
->operands
[0];
1703 zero_on_left
= false;
1707 * (a < 0) T F F ( a < 0) T F F
1708 * (0 < a) F F T (-a < 0) F F T
1709 * (a <= 0) T T F (-a < 0) F F T (swap order of other operands)
1710 * (0 <= a) F T T ( a < 0) T F F (swap order of other operands)
1711 * (a > 0) F F T (-a < 0) F F T
1712 * (0 > a) T F F ( a < 0) T F F
1713 * (a >= 0) F T T ( a < 0) T F F (swap order of other operands)
1714 * (0 >= a) T T F (-a < 0) F F T (swap order of other operands)
1716 * Note that exchanging the order of 0 and 'a' in the comparison simply
1717 * means that the value of 'a' should be negated.
1720 switch (expr
->operation
) {
1722 switch_order
= false;
1723 negate
= zero_on_left
;
1726 case ir_binop_greater
:
1727 switch_order
= false;
1728 negate
= !zero_on_left
;
1731 case ir_binop_lequal
:
1732 switch_order
= true;
1733 negate
= !zero_on_left
;
1736 case ir_binop_gequal
:
1737 switch_order
= true;
1738 negate
= zero_on_left
;
1742 /* This isn't the right kind of comparison afterall, so make sure
1743 * the whole condition is visited.
1751 src_ir
->accept(this);
1753 /* We use the OPCODE_CMP (a < 0 ? b : c) for conditional moves, and the
1754 * condition we produced is 0.0 or 1.0. By flipping the sign, we can
1755 * choose which value OPCODE_CMP produces without an extra instruction
1756 * computing the condition.
1759 this->result
.negate
= ~this->result
.negate
;
1761 return switch_order
;
1765 ir_to_mesa_visitor::visit(ir_assignment
*ir
)
1771 ir
->rhs
->accept(this);
1774 l
= get_assignment_lhs(ir
->lhs
, this);
1776 /* FINISHME: This should really set to the correct maximal writemask for each
1777 * FINISHME: component written (in the loops below). This case can only
1778 * FINISHME: occur for matrices, arrays, and structures.
1780 if (ir
->write_mask
== 0) {
1781 assert(!ir
->lhs
->type
->is_scalar() && !ir
->lhs
->type
->is_vector());
1782 l
.writemask
= WRITEMASK_XYZW
;
1783 } else if (ir
->lhs
->type
->is_scalar()) {
1784 /* FINISHME: This hack makes writing to gl_FragDepth, which lives in the
1785 * FINISHME: W component of fragment shader output zero, work correctly.
1787 l
.writemask
= WRITEMASK_XYZW
;
1790 int first_enabled_chan
= 0;
1793 assert(ir
->lhs
->type
->is_vector());
1794 l
.writemask
= ir
->write_mask
;
1796 for (int i
= 0; i
< 4; i
++) {
1797 if (l
.writemask
& (1 << i
)) {
1798 first_enabled_chan
= GET_SWZ(r
.swizzle
, i
);
1803 /* Swizzle a small RHS vector into the channels being written.
1805 * glsl ir treats write_mask as dictating how many channels are
1806 * present on the RHS while Mesa IR treats write_mask as just
1807 * showing which channels of the vec4 RHS get written.
1809 for (int i
= 0; i
< 4; i
++) {
1810 if (l
.writemask
& (1 << i
))
1811 swizzles
[i
] = GET_SWZ(r
.swizzle
, rhs_chan
++);
1813 swizzles
[i
] = first_enabled_chan
;
1815 r
.swizzle
= MAKE_SWIZZLE4(swizzles
[0], swizzles
[1],
1816 swizzles
[2], swizzles
[3]);
1819 assert(l
.file
!= PROGRAM_UNDEFINED
);
1820 assert(r
.file
!= PROGRAM_UNDEFINED
);
1822 if (ir
->condition
) {
1823 const bool switch_order
= this->process_move_condition(ir
->condition
);
1824 src_reg condition
= this->result
;
1826 for (i
= 0; i
< type_size(ir
->lhs
->type
); i
++) {
1828 emit(ir
, OPCODE_CMP
, l
, condition
, src_reg(l
), r
);
1830 emit(ir
, OPCODE_CMP
, l
, condition
, r
, src_reg(l
));
1837 for (i
= 0; i
< type_size(ir
->lhs
->type
); i
++) {
1838 emit(ir
, OPCODE_MOV
, l
, r
);
1847 ir_to_mesa_visitor::visit(ir_constant
*ir
)
1850 GLfloat stack_vals
[4] = { 0 };
1851 GLfloat
*values
= stack_vals
;
1854 /* Unfortunately, 4 floats is all we can get into
1855 * _mesa_add_unnamed_constant. So, make a temp to store an
1856 * aggregate constant and move each constant value into it. If we
1857 * get lucky, copy propagation will eliminate the extra moves.
1860 if (ir
->type
->base_type
== GLSL_TYPE_STRUCT
) {
1861 src_reg temp_base
= get_temp(ir
->type
);
1862 dst_reg temp
= dst_reg(temp_base
);
1864 foreach_iter(exec_list_iterator
, iter
, ir
->components
) {
1865 ir_constant
*field_value
= (ir_constant
*)iter
.get();
1866 int size
= type_size(field_value
->type
);
1870 field_value
->accept(this);
1873 for (i
= 0; i
< (unsigned int)size
; i
++) {
1874 emit(ir
, OPCODE_MOV
, temp
, src
);
1880 this->result
= temp_base
;
1884 if (ir
->type
->is_array()) {
1885 src_reg temp_base
= get_temp(ir
->type
);
1886 dst_reg temp
= dst_reg(temp_base
);
1887 int size
= type_size(ir
->type
->fields
.array
);
1891 for (i
= 0; i
< ir
->type
->length
; i
++) {
1892 ir
->array_elements
[i
]->accept(this);
1894 for (int j
= 0; j
< size
; j
++) {
1895 emit(ir
, OPCODE_MOV
, temp
, src
);
1901 this->result
= temp_base
;
1905 if (ir
->type
->is_matrix()) {
1906 src_reg mat
= get_temp(ir
->type
);
1907 dst_reg mat_column
= dst_reg(mat
);
1909 for (i
= 0; i
< ir
->type
->matrix_columns
; i
++) {
1910 assert(ir
->type
->base_type
== GLSL_TYPE_FLOAT
);
1911 values
= &ir
->value
.f
[i
* ir
->type
->vector_elements
];
1913 src
= src_reg(PROGRAM_CONSTANT
, -1, NULL
);
1914 src
.index
= _mesa_add_unnamed_constant(this->prog
->Parameters
,
1915 (gl_constant_value
*) values
,
1916 ir
->type
->vector_elements
,
1918 emit(ir
, OPCODE_MOV
, mat_column
, src
);
1927 src
.file
= PROGRAM_CONSTANT
;
1928 switch (ir
->type
->base_type
) {
1929 case GLSL_TYPE_FLOAT
:
1930 values
= &ir
->value
.f
[0];
1932 case GLSL_TYPE_UINT
:
1933 for (i
= 0; i
< ir
->type
->vector_elements
; i
++) {
1934 values
[i
] = ir
->value
.u
[i
];
1938 for (i
= 0; i
< ir
->type
->vector_elements
; i
++) {
1939 values
[i
] = ir
->value
.i
[i
];
1942 case GLSL_TYPE_BOOL
:
1943 for (i
= 0; i
< ir
->type
->vector_elements
; i
++) {
1944 values
[i
] = ir
->value
.b
[i
];
1948 assert(!"Non-float/uint/int/bool constant");
1951 this->result
= src_reg(PROGRAM_CONSTANT
, -1, ir
->type
);
1952 this->result
.index
= _mesa_add_unnamed_constant(this->prog
->Parameters
,
1953 (gl_constant_value
*) values
,
1954 ir
->type
->vector_elements
,
1955 &this->result
.swizzle
);
1959 ir_to_mesa_visitor::visit(ir_call
*ir
)
1961 assert(!"ir_to_mesa: All function calls should have been inlined by now.");
1965 ir_to_mesa_visitor::visit(ir_texture
*ir
)
1967 src_reg result_src
, coord
, lod_info
, projector
, dx
, dy
;
1968 dst_reg result_dst
, coord_dst
;
1969 ir_to_mesa_instruction
*inst
= NULL
;
1970 prog_opcode opcode
= OPCODE_NOP
;
1972 if (ir
->op
== ir_txs
)
1973 this->result
= src_reg_for_float(0.0);
1975 ir
->coordinate
->accept(this);
1977 /* Put our coords in a temp. We'll need to modify them for shadow,
1978 * projection, or LOD, so the only case we'd use it as is is if
1979 * we're doing plain old texturing. Mesa IR optimization should
1980 * handle cleaning up our mess in that case.
1982 coord
= get_temp(glsl_type::vec4_type
);
1983 coord_dst
= dst_reg(coord
);
1984 emit(ir
, OPCODE_MOV
, coord_dst
, this->result
);
1986 if (ir
->projector
) {
1987 ir
->projector
->accept(this);
1988 projector
= this->result
;
1991 /* Storage for our result. Ideally for an assignment we'd be using
1992 * the actual storage for the result here, instead.
1994 result_src
= get_temp(glsl_type::vec4_type
);
1995 result_dst
= dst_reg(result_src
);
2000 opcode
= OPCODE_TEX
;
2003 opcode
= OPCODE_TXB
;
2004 ir
->lod_info
.bias
->accept(this);
2005 lod_info
= this->result
;
2008 /* Pretend to be TXL so the sampler, coordinate, lod are available */
2010 opcode
= OPCODE_TXL
;
2011 ir
->lod_info
.lod
->accept(this);
2012 lod_info
= this->result
;
2015 opcode
= OPCODE_TXD
;
2016 ir
->lod_info
.grad
.dPdx
->accept(this);
2018 ir
->lod_info
.grad
.dPdy
->accept(this);
2023 const glsl_type
*sampler_type
= ir
->sampler
->type
;
2025 if (ir
->projector
) {
2026 if (opcode
== OPCODE_TEX
) {
2027 /* Slot the projector in as the last component of the coord. */
2028 coord_dst
.writemask
= WRITEMASK_W
;
2029 emit(ir
, OPCODE_MOV
, coord_dst
, projector
);
2030 coord_dst
.writemask
= WRITEMASK_XYZW
;
2031 opcode
= OPCODE_TXP
;
2033 src_reg coord_w
= coord
;
2034 coord_w
.swizzle
= SWIZZLE_WWWW
;
2036 /* For the other TEX opcodes there's no projective version
2037 * since the last slot is taken up by lod info. Do the
2038 * projective divide now.
2040 coord_dst
.writemask
= WRITEMASK_W
;
2041 emit(ir
, OPCODE_RCP
, coord_dst
, projector
);
2043 /* In the case where we have to project the coordinates "by hand,"
2044 * the shadow comparitor value must also be projected.
2046 src_reg tmp_src
= coord
;
2047 if (ir
->shadow_comparitor
) {
2048 /* Slot the shadow value in as the second to last component of the
2051 ir
->shadow_comparitor
->accept(this);
2053 tmp_src
= get_temp(glsl_type::vec4_type
);
2054 dst_reg tmp_dst
= dst_reg(tmp_src
);
2056 /* Projective division not allowed for array samplers. */
2057 assert(!sampler_type
->sampler_array
);
2059 tmp_dst
.writemask
= WRITEMASK_Z
;
2060 emit(ir
, OPCODE_MOV
, tmp_dst
, this->result
);
2062 tmp_dst
.writemask
= WRITEMASK_XY
;
2063 emit(ir
, OPCODE_MOV
, tmp_dst
, coord
);
2066 coord_dst
.writemask
= WRITEMASK_XYZ
;
2067 emit(ir
, OPCODE_MUL
, coord_dst
, tmp_src
, coord_w
);
2069 coord_dst
.writemask
= WRITEMASK_XYZW
;
2070 coord
.swizzle
= SWIZZLE_XYZW
;
2074 /* If projection is done and the opcode is not OPCODE_TXP, then the shadow
2075 * comparitor was put in the correct place (and projected) by the code,
2076 * above, that handles by-hand projection.
2078 if (ir
->shadow_comparitor
&& (!ir
->projector
|| opcode
== OPCODE_TXP
)) {
2079 /* Slot the shadow value in as the second to last component of the
2082 ir
->shadow_comparitor
->accept(this);
2084 /* XXX This will need to be updated for cubemap array samplers. */
2085 if (sampler_type
->sampler_dimensionality
== GLSL_SAMPLER_DIM_2D
&&
2086 sampler_type
->sampler_array
) {
2087 coord_dst
.writemask
= WRITEMASK_W
;
2089 coord_dst
.writemask
= WRITEMASK_Z
;
2092 emit(ir
, OPCODE_MOV
, coord_dst
, this->result
);
2093 coord_dst
.writemask
= WRITEMASK_XYZW
;
2096 if (opcode
== OPCODE_TXL
|| opcode
== OPCODE_TXB
) {
2097 /* Mesa IR stores lod or lod bias in the last channel of the coords. */
2098 coord_dst
.writemask
= WRITEMASK_W
;
2099 emit(ir
, OPCODE_MOV
, coord_dst
, lod_info
);
2100 coord_dst
.writemask
= WRITEMASK_XYZW
;
2103 if (opcode
== OPCODE_TXD
)
2104 inst
= emit(ir
, opcode
, result_dst
, coord
, dx
, dy
);
2106 inst
= emit(ir
, opcode
, result_dst
, coord
);
2108 if (ir
->shadow_comparitor
)
2109 inst
->tex_shadow
= GL_TRUE
;
2111 inst
->sampler
= _mesa_get_sampler_uniform_value(ir
->sampler
,
2112 this->shader_program
,
2115 switch (sampler_type
->sampler_dimensionality
) {
2116 case GLSL_SAMPLER_DIM_1D
:
2117 inst
->tex_target
= (sampler_type
->sampler_array
)
2118 ? TEXTURE_1D_ARRAY_INDEX
: TEXTURE_1D_INDEX
;
2120 case GLSL_SAMPLER_DIM_2D
:
2121 inst
->tex_target
= (sampler_type
->sampler_array
)
2122 ? TEXTURE_2D_ARRAY_INDEX
: TEXTURE_2D_INDEX
;
2124 case GLSL_SAMPLER_DIM_3D
:
2125 inst
->tex_target
= TEXTURE_3D_INDEX
;
2127 case GLSL_SAMPLER_DIM_CUBE
:
2128 inst
->tex_target
= TEXTURE_CUBE_INDEX
;
2130 case GLSL_SAMPLER_DIM_RECT
:
2131 inst
->tex_target
= TEXTURE_RECT_INDEX
;
2133 case GLSL_SAMPLER_DIM_BUF
:
2134 assert(!"FINISHME: Implement ARB_texture_buffer_object");
2136 case GLSL_SAMPLER_DIM_EXTERNAL
:
2137 inst
->tex_target
= TEXTURE_EXTERNAL_INDEX
;
2140 assert(!"Should not get here.");
2143 this->result
= result_src
;
2147 ir_to_mesa_visitor::visit(ir_return
*ir
)
2149 /* Non-void functions should have been inlined. We may still emit RETs
2150 * from main() unless the EmitNoMainReturn option is set.
2152 assert(!ir
->get_value());
2153 emit(ir
, OPCODE_RET
);
2157 ir_to_mesa_visitor::visit(ir_discard
*ir
)
2159 struct gl_fragment_program
*fp
= (struct gl_fragment_program
*)this->prog
;
2161 if (ir
->condition
) {
2162 ir
->condition
->accept(this);
2163 this->result
.negate
= ~this->result
.negate
;
2164 emit(ir
, OPCODE_KIL
, undef_dst
, this->result
);
2166 emit(ir
, OPCODE_KIL_NV
);
2169 fp
->UsesKill
= GL_TRUE
;
2173 ir_to_mesa_visitor::visit(ir_if
*ir
)
2175 ir_to_mesa_instruction
*cond_inst
, *if_inst
;
2176 ir_to_mesa_instruction
*prev_inst
;
2178 prev_inst
= (ir_to_mesa_instruction
*)this->instructions
.get_tail();
2180 ir
->condition
->accept(this);
2181 assert(this->result
.file
!= PROGRAM_UNDEFINED
);
2183 if (this->options
->EmitCondCodes
) {
2184 cond_inst
= (ir_to_mesa_instruction
*)this->instructions
.get_tail();
2186 /* See if we actually generated any instruction for generating
2187 * the condition. If not, then cook up a move to a temp so we
2188 * have something to set cond_update on.
2190 if (cond_inst
== prev_inst
) {
2191 src_reg temp
= get_temp(glsl_type::bool_type
);
2192 cond_inst
= emit(ir
->condition
, OPCODE_MOV
, dst_reg(temp
), result
);
2194 cond_inst
->cond_update
= GL_TRUE
;
2196 if_inst
= emit(ir
->condition
, OPCODE_IF
);
2197 if_inst
->dst
.cond_mask
= COND_NE
;
2199 if_inst
= emit(ir
->condition
, OPCODE_IF
, undef_dst
, this->result
);
2202 this->instructions
.push_tail(if_inst
);
2204 visit_exec_list(&ir
->then_instructions
, this);
2206 if (!ir
->else_instructions
.is_empty()) {
2207 emit(ir
->condition
, OPCODE_ELSE
);
2208 visit_exec_list(&ir
->else_instructions
, this);
2211 if_inst
= emit(ir
->condition
, OPCODE_ENDIF
);
2214 ir_to_mesa_visitor::ir_to_mesa_visitor()
2216 result
.file
= PROGRAM_UNDEFINED
;
2218 next_signature_id
= 1;
2219 current_function
= NULL
;
2220 mem_ctx
= ralloc_context(NULL
);
2223 ir_to_mesa_visitor::~ir_to_mesa_visitor()
2225 ralloc_free(mem_ctx
);
2228 static struct prog_src_register
2229 mesa_src_reg_from_ir_src_reg(src_reg reg
)
2231 struct prog_src_register mesa_reg
;
2233 mesa_reg
.File
= reg
.file
;
2234 assert(reg
.index
< (1 << INST_INDEX_BITS
));
2235 mesa_reg
.Index
= reg
.index
;
2236 mesa_reg
.Swizzle
= reg
.swizzle
;
2237 mesa_reg
.RelAddr
= reg
.reladdr
!= NULL
;
2238 mesa_reg
.Negate
= reg
.negate
;
2240 mesa_reg
.HasIndex2
= GL_FALSE
;
2241 mesa_reg
.RelAddr2
= 0;
2242 mesa_reg
.Index2
= 0;
2248 set_branchtargets(ir_to_mesa_visitor
*v
,
2249 struct prog_instruction
*mesa_instructions
,
2250 int num_instructions
)
2252 int if_count
= 0, loop_count
= 0;
2253 int *if_stack
, *loop_stack
;
2254 int if_stack_pos
= 0, loop_stack_pos
= 0;
2257 for (i
= 0; i
< num_instructions
; i
++) {
2258 switch (mesa_instructions
[i
].Opcode
) {
2262 case OPCODE_BGNLOOP
:
2267 mesa_instructions
[i
].BranchTarget
= -1;
2274 if_stack
= rzalloc_array(v
->mem_ctx
, int, if_count
);
2275 loop_stack
= rzalloc_array(v
->mem_ctx
, int, loop_count
);
2277 for (i
= 0; i
< num_instructions
; i
++) {
2278 switch (mesa_instructions
[i
].Opcode
) {
2280 if_stack
[if_stack_pos
] = i
;
2284 mesa_instructions
[if_stack
[if_stack_pos
- 1]].BranchTarget
= i
;
2285 if_stack
[if_stack_pos
- 1] = i
;
2288 mesa_instructions
[if_stack
[if_stack_pos
- 1]].BranchTarget
= i
;
2291 case OPCODE_BGNLOOP
:
2292 loop_stack
[loop_stack_pos
] = i
;
2295 case OPCODE_ENDLOOP
:
2297 /* Rewrite any breaks/conts at this nesting level (haven't
2298 * already had a BranchTarget assigned) to point to the end
2301 for (j
= loop_stack
[loop_stack_pos
]; j
< i
; j
++) {
2302 if (mesa_instructions
[j
].Opcode
== OPCODE_BRK
||
2303 mesa_instructions
[j
].Opcode
== OPCODE_CONT
) {
2304 if (mesa_instructions
[j
].BranchTarget
== -1) {
2305 mesa_instructions
[j
].BranchTarget
= i
;
2309 /* The loop ends point at each other. */
2310 mesa_instructions
[i
].BranchTarget
= loop_stack
[loop_stack_pos
];
2311 mesa_instructions
[loop_stack
[loop_stack_pos
]].BranchTarget
= i
;
2314 foreach_iter(exec_list_iterator
, iter
, v
->function_signatures
) {
2315 function_entry
*entry
= (function_entry
*)iter
.get();
2317 if (entry
->sig_id
== mesa_instructions
[i
].BranchTarget
) {
2318 mesa_instructions
[i
].BranchTarget
= entry
->inst
;
2330 print_program(struct prog_instruction
*mesa_instructions
,
2331 ir_instruction
**mesa_instruction_annotation
,
2332 int num_instructions
)
2334 ir_instruction
*last_ir
= NULL
;
2338 for (i
= 0; i
< num_instructions
; i
++) {
2339 struct prog_instruction
*mesa_inst
= mesa_instructions
+ i
;
2340 ir_instruction
*ir
= mesa_instruction_annotation
[i
];
2342 fprintf(stdout
, "%3d: ", i
);
2344 if (last_ir
!= ir
&& ir
) {
2347 for (j
= 0; j
< indent
; j
++) {
2348 fprintf(stdout
, " ");
2354 fprintf(stdout
, " "); /* line number spacing. */
2357 indent
= _mesa_fprint_instruction_opt(stdout
, mesa_inst
, indent
,
2358 PROG_PRINT_DEBUG
, NULL
);
2362 class add_uniform_to_shader
: public uniform_field_visitor
{
2364 add_uniform_to_shader(struct gl_shader_program
*shader_program
,
2365 struct gl_program_parameter_list
*params
)
2366 : shader_program(shader_program
), params(params
), idx(-1)
2371 void process(ir_variable
*var
)
2374 this->uniform_field_visitor::process(var
);
2376 var
->location
= this->idx
;
2380 virtual void visit_field(const glsl_type
*type
, const char *name
);
2382 struct gl_shader_program
*shader_program
;
2383 struct gl_program_parameter_list
*params
;
2388 add_uniform_to_shader::visit_field(const glsl_type
*type
, const char *name
)
2392 if (type
->is_vector() || type
->is_scalar()) {
2393 size
= type
->vector_elements
;
2395 size
= type_size(type
) * 4;
2398 gl_register_file file
;
2399 if (type
->is_sampler() ||
2400 (type
->is_array() && type
->fields
.array
->is_sampler())) {
2401 file
= PROGRAM_SAMPLER
;
2403 file
= PROGRAM_UNIFORM
;
2406 int index
= _mesa_lookup_parameter_index(params
, -1, name
);
2408 index
= _mesa_add_parameter(params
, file
, name
, size
, type
->gl_type
,
2411 /* Sampler uniform values are stored in prog->SamplerUnits,
2412 * and the entry in that array is selected by this index we
2413 * store in ParameterValues[].
2415 if (file
== PROGRAM_SAMPLER
) {
2418 this->shader_program
->UniformHash
->get(location
,
2419 params
->Parameters
[index
].Name
);
2425 struct gl_uniform_storage
*storage
=
2426 &this->shader_program
->UniformStorage
[location
];
2428 for (unsigned int j
= 0; j
< size
/ 4; j
++)
2429 params
->ParameterValues
[index
+ j
][0].f
= storage
->sampler
+ j
;
2433 /* The first part of the uniform that's processed determines the base
2434 * location of the whole uniform (for structures).
2441 * Generate the program parameters list for the user uniforms in a shader
2443 * \param shader_program Linked shader program. This is only used to
2444 * emit possible link errors to the info log.
2445 * \param sh Shader whose uniforms are to be processed.
2446 * \param params Parameter list to be filled in.
2449 _mesa_generate_parameters_list_for_uniforms(struct gl_shader_program
2451 struct gl_shader
*sh
,
2452 struct gl_program_parameter_list
2455 add_uniform_to_shader
add(shader_program
, params
);
2457 foreach_list(node
, sh
->ir
) {
2458 ir_variable
*var
= ((ir_instruction
*) node
)->as_variable();
2460 if ((var
== NULL
) || (var
->mode
!= ir_var_uniform
)
2461 || (strncmp(var
->name
, "gl_", 3) == 0))
2469 _mesa_associate_uniform_storage(struct gl_context
*ctx
,
2470 struct gl_shader_program
*shader_program
,
2471 struct gl_program_parameter_list
*params
)
2473 /* After adding each uniform to the parameter list, connect the storage for
2474 * the parameter with the tracking structure used by the API for the
2477 unsigned last_location
= unsigned(~0);
2478 for (unsigned i
= 0; i
< params
->NumParameters
; i
++) {
2479 if (params
->Parameters
[i
].Type
!= PROGRAM_UNIFORM
)
2484 shader_program
->UniformHash
->get(location
, params
->Parameters
[i
].Name
);
2490 if (location
!= last_location
) {
2491 struct gl_uniform_storage
*storage
=
2492 &shader_program
->UniformStorage
[location
];
2493 enum gl_uniform_driver_format format
= uniform_native
;
2495 unsigned columns
= 0;
2496 switch (storage
->type
->base_type
) {
2497 case GLSL_TYPE_UINT
:
2498 assert(ctx
->Const
.NativeIntegers
);
2499 format
= uniform_native
;
2504 (ctx
->Const
.NativeIntegers
) ? uniform_native
: uniform_int_float
;
2507 case GLSL_TYPE_FLOAT
:
2508 format
= uniform_native
;
2509 columns
= storage
->type
->matrix_columns
;
2511 case GLSL_TYPE_BOOL
:
2512 if (ctx
->Const
.NativeIntegers
) {
2513 format
= (ctx
->Const
.UniformBooleanTrue
== 1)
2514 ? uniform_bool_int_0_1
: uniform_bool_int_0_not0
;
2516 format
= uniform_bool_float
;
2520 case GLSL_TYPE_SAMPLER
:
2521 format
= uniform_native
;
2525 assert(!"Should not get here.");
2529 _mesa_uniform_attach_driver_storage(storage
,
2530 4 * sizeof(float) * columns
,
2533 ¶ms
->ParameterValues
[i
]);
2535 /* After attaching the driver's storage to the uniform, propagate any
2536 * data from the linker's backing store. This will cause values from
2537 * initializers in the source code to be copied over.
2539 _mesa_propagate_uniforms_to_driver_storage(storage
,
2541 MAX2(1, storage
->array_elements
));
2543 last_location
= location
;
2549 * On a basic block basis, tracks available PROGRAM_TEMPORARY register
2550 * channels for copy propagation and updates following instructions to
2551 * use the original versions.
2553 * The ir_to_mesa_visitor lazily produces code assuming that this pass
2554 * will occur. As an example, a TXP production before this pass:
2556 * 0: MOV TEMP[1], INPUT[4].xyyy;
2557 * 1: MOV TEMP[1].w, INPUT[4].wwww;
2558 * 2: TXP TEMP[2], TEMP[1], texture[0], 2D;
2562 * 0: MOV TEMP[1], INPUT[4].xyyy;
2563 * 1: MOV TEMP[1].w, INPUT[4].wwww;
2564 * 2: TXP TEMP[2], INPUT[4].xyyw, texture[0], 2D;
2566 * which allows for dead code elimination on TEMP[1]'s writes.
2569 ir_to_mesa_visitor::copy_propagate(void)
2571 ir_to_mesa_instruction
**acp
= rzalloc_array(mem_ctx
,
2572 ir_to_mesa_instruction
*,
2573 this->next_temp
* 4);
2574 int *acp_level
= rzalloc_array(mem_ctx
, int, this->next_temp
* 4);
2577 foreach_iter(exec_list_iterator
, iter
, this->instructions
) {
2578 ir_to_mesa_instruction
*inst
= (ir_to_mesa_instruction
*)iter
.get();
2580 assert(inst
->dst
.file
!= PROGRAM_TEMPORARY
2581 || inst
->dst
.index
< this->next_temp
);
2583 /* First, do any copy propagation possible into the src regs. */
2584 for (int r
= 0; r
< 3; r
++) {
2585 ir_to_mesa_instruction
*first
= NULL
;
2587 int acp_base
= inst
->src
[r
].index
* 4;
2589 if (inst
->src
[r
].file
!= PROGRAM_TEMPORARY
||
2590 inst
->src
[r
].reladdr
)
2593 /* See if we can find entries in the ACP consisting of MOVs
2594 * from the same src register for all the swizzled channels
2595 * of this src register reference.
2597 for (int i
= 0; i
< 4; i
++) {
2598 int src_chan
= GET_SWZ(inst
->src
[r
].swizzle
, i
);
2599 ir_to_mesa_instruction
*copy_chan
= acp
[acp_base
+ src_chan
];
2606 assert(acp_level
[acp_base
+ src_chan
] <= level
);
2611 if (first
->src
[0].file
!= copy_chan
->src
[0].file
||
2612 first
->src
[0].index
!= copy_chan
->src
[0].index
) {
2620 /* We've now validated that we can copy-propagate to
2621 * replace this src register reference. Do it.
2623 inst
->src
[r
].file
= first
->src
[0].file
;
2624 inst
->src
[r
].index
= first
->src
[0].index
;
2627 for (int i
= 0; i
< 4; i
++) {
2628 int src_chan
= GET_SWZ(inst
->src
[r
].swizzle
, i
);
2629 ir_to_mesa_instruction
*copy_inst
= acp
[acp_base
+ src_chan
];
2630 swizzle
|= (GET_SWZ(copy_inst
->src
[0].swizzle
, src_chan
) <<
2633 inst
->src
[r
].swizzle
= swizzle
;
2638 case OPCODE_BGNLOOP
:
2639 case OPCODE_ENDLOOP
:
2640 /* End of a basic block, clear the ACP entirely. */
2641 memset(acp
, 0, sizeof(*acp
) * this->next_temp
* 4);
2650 /* Clear all channels written inside the block from the ACP, but
2651 * leaving those that were not touched.
2653 for (int r
= 0; r
< this->next_temp
; r
++) {
2654 for (int c
= 0; c
< 4; c
++) {
2655 if (!acp
[4 * r
+ c
])
2658 if (acp_level
[4 * r
+ c
] >= level
)
2659 acp
[4 * r
+ c
] = NULL
;
2662 if (inst
->op
== OPCODE_ENDIF
)
2667 /* Continuing the block, clear any written channels from
2670 if (inst
->dst
.file
== PROGRAM_TEMPORARY
&& inst
->dst
.reladdr
) {
2671 /* Any temporary might be written, so no copy propagation
2672 * across this instruction.
2674 memset(acp
, 0, sizeof(*acp
) * this->next_temp
* 4);
2675 } else if (inst
->dst
.file
== PROGRAM_OUTPUT
&&
2676 inst
->dst
.reladdr
) {
2677 /* Any output might be written, so no copy propagation
2678 * from outputs across this instruction.
2680 for (int r
= 0; r
< this->next_temp
; r
++) {
2681 for (int c
= 0; c
< 4; c
++) {
2682 if (!acp
[4 * r
+ c
])
2685 if (acp
[4 * r
+ c
]->src
[0].file
== PROGRAM_OUTPUT
)
2686 acp
[4 * r
+ c
] = NULL
;
2689 } else if (inst
->dst
.file
== PROGRAM_TEMPORARY
||
2690 inst
->dst
.file
== PROGRAM_OUTPUT
) {
2691 /* Clear where it's used as dst. */
2692 if (inst
->dst
.file
== PROGRAM_TEMPORARY
) {
2693 for (int c
= 0; c
< 4; c
++) {
2694 if (inst
->dst
.writemask
& (1 << c
)) {
2695 acp
[4 * inst
->dst
.index
+ c
] = NULL
;
2700 /* Clear where it's used as src. */
2701 for (int r
= 0; r
< this->next_temp
; r
++) {
2702 for (int c
= 0; c
< 4; c
++) {
2703 if (!acp
[4 * r
+ c
])
2706 int src_chan
= GET_SWZ(acp
[4 * r
+ c
]->src
[0].swizzle
, c
);
2708 if (acp
[4 * r
+ c
]->src
[0].file
== inst
->dst
.file
&&
2709 acp
[4 * r
+ c
]->src
[0].index
== inst
->dst
.index
&&
2710 inst
->dst
.writemask
& (1 << src_chan
))
2712 acp
[4 * r
+ c
] = NULL
;
2720 /* If this is a copy, add it to the ACP. */
2721 if (inst
->op
== OPCODE_MOV
&&
2722 inst
->dst
.file
== PROGRAM_TEMPORARY
&&
2723 !inst
->dst
.reladdr
&&
2725 !inst
->src
[0].reladdr
&&
2726 !inst
->src
[0].negate
) {
2727 for (int i
= 0; i
< 4; i
++) {
2728 if (inst
->dst
.writemask
& (1 << i
)) {
2729 acp
[4 * inst
->dst
.index
+ i
] = inst
;
2730 acp_level
[4 * inst
->dst
.index
+ i
] = level
;
2736 ralloc_free(acp_level
);
2742 * Convert a shader's GLSL IR into a Mesa gl_program.
2744 static struct gl_program
*
2745 get_mesa_program(struct gl_context
*ctx
,
2746 struct gl_shader_program
*shader_program
,
2747 struct gl_shader
*shader
)
2749 ir_to_mesa_visitor v
;
2750 struct prog_instruction
*mesa_instructions
, *mesa_inst
;
2751 ir_instruction
**mesa_instruction_annotation
;
2753 struct gl_program
*prog
;
2755 const char *target_string
;
2756 struct gl_shader_compiler_options
*options
=
2757 &ctx
->ShaderCompilerOptions
[_mesa_shader_type_to_index(shader
->Type
)];
2759 switch (shader
->Type
) {
2760 case GL_VERTEX_SHADER
:
2761 target
= GL_VERTEX_PROGRAM_ARB
;
2762 target_string
= "vertex";
2764 case GL_FRAGMENT_SHADER
:
2765 target
= GL_FRAGMENT_PROGRAM_ARB
;
2766 target_string
= "fragment";
2768 case GL_GEOMETRY_SHADER
:
2769 target
= GL_GEOMETRY_PROGRAM_NV
;
2770 target_string
= "geometry";
2773 assert(!"should not be reached");
2777 validate_ir_tree(shader
->ir
);
2779 prog
= ctx
->Driver
.NewProgram(ctx
, target
, shader_program
->Name
);
2782 prog
->Parameters
= _mesa_new_parameter_list();
2785 v
.shader_program
= shader_program
;
2786 v
.options
= options
;
2788 _mesa_generate_parameters_list_for_uniforms(shader_program
, shader
,
2791 /* Emit Mesa IR for main(). */
2792 visit_exec_list(shader
->ir
, &v
);
2793 v
.emit(NULL
, OPCODE_END
);
2795 prog
->NumTemporaries
= v
.next_temp
;
2797 int num_instructions
= 0;
2798 foreach_iter(exec_list_iterator
, iter
, v
.instructions
) {
2803 (struct prog_instruction
*)calloc(num_instructions
,
2804 sizeof(*mesa_instructions
));
2805 mesa_instruction_annotation
= ralloc_array(v
.mem_ctx
, ir_instruction
*,
2810 /* Convert ir_mesa_instructions into prog_instructions.
2812 mesa_inst
= mesa_instructions
;
2814 foreach_iter(exec_list_iterator
, iter
, v
.instructions
) {
2815 const ir_to_mesa_instruction
*inst
= (ir_to_mesa_instruction
*)iter
.get();
2817 mesa_inst
->Opcode
= inst
->op
;
2818 mesa_inst
->CondUpdate
= inst
->cond_update
;
2820 mesa_inst
->SaturateMode
= SATURATE_ZERO_ONE
;
2821 mesa_inst
->DstReg
.File
= inst
->dst
.file
;
2822 mesa_inst
->DstReg
.Index
= inst
->dst
.index
;
2823 mesa_inst
->DstReg
.CondMask
= inst
->dst
.cond_mask
;
2824 mesa_inst
->DstReg
.WriteMask
= inst
->dst
.writemask
;
2825 mesa_inst
->DstReg
.RelAddr
= inst
->dst
.reladdr
!= NULL
;
2826 mesa_inst
->SrcReg
[0] = mesa_src_reg_from_ir_src_reg(inst
->src
[0]);
2827 mesa_inst
->SrcReg
[1] = mesa_src_reg_from_ir_src_reg(inst
->src
[1]);
2828 mesa_inst
->SrcReg
[2] = mesa_src_reg_from_ir_src_reg(inst
->src
[2]);
2829 mesa_inst
->TexSrcUnit
= inst
->sampler
;
2830 mesa_inst
->TexSrcTarget
= inst
->tex_target
;
2831 mesa_inst
->TexShadow
= inst
->tex_shadow
;
2832 mesa_instruction_annotation
[i
] = inst
->ir
;
2834 /* Set IndirectRegisterFiles. */
2835 if (mesa_inst
->DstReg
.RelAddr
)
2836 prog
->IndirectRegisterFiles
|= 1 << mesa_inst
->DstReg
.File
;
2838 /* Update program's bitmask of indirectly accessed register files */
2839 for (unsigned src
= 0; src
< 3; src
++)
2840 if (mesa_inst
->SrcReg
[src
].RelAddr
)
2841 prog
->IndirectRegisterFiles
|= 1 << mesa_inst
->SrcReg
[src
].File
;
2843 switch (mesa_inst
->Opcode
) {
2845 if (options
->MaxIfDepth
== 0) {
2846 linker_warning(shader_program
,
2847 "Couldn't flatten if-statement. "
2848 "This will likely result in software "
2849 "rasterization.\n");
2852 case OPCODE_BGNLOOP
:
2853 if (options
->EmitNoLoops
) {
2854 linker_warning(shader_program
,
2855 "Couldn't unroll loop. "
2856 "This will likely result in software "
2857 "rasterization.\n");
2861 if (options
->EmitNoCont
) {
2862 linker_warning(shader_program
,
2863 "Couldn't lower continue-statement. "
2864 "This will likely result in software "
2865 "rasterization.\n");
2869 prog
->NumAddressRegs
= 1;
2878 if (!shader_program
->LinkStatus
)
2882 if (!shader_program
->LinkStatus
) {
2886 set_branchtargets(&v
, mesa_instructions
, num_instructions
);
2888 if (ctx
->Shader
.Flags
& GLSL_DUMP
) {
2890 printf("GLSL IR for linked %s program %d:\n", target_string
,
2891 shader_program
->Name
);
2892 _mesa_print_ir(shader
->ir
, NULL
);
2895 printf("Mesa IR for linked %s program %d:\n", target_string
,
2896 shader_program
->Name
);
2897 print_program(mesa_instructions
, mesa_instruction_annotation
,
2901 prog
->Instructions
= mesa_instructions
;
2902 prog
->NumInstructions
= num_instructions
;
2904 /* Setting this to NULL prevents a possible double free in the fail_exit
2907 mesa_instructions
= NULL
;
2909 do_set_program_inouts(shader
->ir
, prog
, shader
->Type
== GL_FRAGMENT_SHADER
);
2911 prog
->SamplersUsed
= shader
->active_samplers
;
2912 prog
->ShadowSamplers
= shader
->shadow_samplers
;
2913 _mesa_update_shader_textures_used(shader_program
, prog
);
2915 /* Set the gl_FragDepth layout. */
2916 if (target
== GL_FRAGMENT_PROGRAM_ARB
) {
2917 struct gl_fragment_program
*fp
= (struct gl_fragment_program
*)prog
;
2918 fp
->FragDepthLayout
= shader_program
->FragDepthLayout
;
2921 _mesa_reference_program(ctx
, &shader
->Program
, prog
);
2923 if ((ctx
->Shader
.Flags
& GLSL_NO_OPT
) == 0) {
2924 _mesa_optimize_program(ctx
, prog
);
2927 /* This has to be done last. Any operation that can cause
2928 * prog->ParameterValues to get reallocated (e.g., anything that adds a
2929 * program constant) has to happen before creating this linkage.
2931 _mesa_associate_uniform_storage(ctx
, shader_program
, prog
->Parameters
);
2932 if (!shader_program
->LinkStatus
) {
2939 free(mesa_instructions
);
2940 _mesa_reference_program(ctx
, &shader
->Program
, NULL
);
2948 * Called via ctx->Driver.LinkShader()
2949 * This actually involves converting GLSL IR into Mesa gl_programs with
2950 * code lowering and other optimizations.
2953 _mesa_ir_link_shader(struct gl_context
*ctx
, struct gl_shader_program
*prog
)
2955 assert(prog
->LinkStatus
);
2957 for (unsigned i
= 0; i
< MESA_SHADER_TYPES
; i
++) {
2958 if (prog
->_LinkedShaders
[i
] == NULL
)
2962 exec_list
*ir
= prog
->_LinkedShaders
[i
]->ir
;
2963 const struct gl_shader_compiler_options
*options
=
2964 &ctx
->ShaderCompilerOptions
[_mesa_shader_type_to_index(prog
->_LinkedShaders
[i
]->Type
)];
2970 do_mat_op_to_vec(ir
);
2971 lower_instructions(ir
, (MOD_TO_FRACT
| DIV_TO_MUL_RCP
| EXP_TO_EXP2
2972 | LOG_TO_LOG2
| INT_DIV_TO_MUL_RCP
2973 | ((options
->EmitNoPow
) ? POW_TO_EXP2
: 0)));
2975 progress
= do_lower_jumps(ir
, true, true, options
->EmitNoMainReturn
, options
->EmitNoCont
, options
->EmitNoLoops
) || progress
;
2977 progress
= do_common_optimization(ir
, true, true,
2978 options
->MaxUnrollIterations
)
2981 progress
= lower_quadop_vector(ir
, true) || progress
;
2983 if (options
->MaxIfDepth
== 0)
2984 progress
= lower_discard(ir
) || progress
;
2986 progress
= lower_if_to_cond_assign(ir
, options
->MaxIfDepth
) || progress
;
2988 if (options
->EmitNoNoise
)
2989 progress
= lower_noise(ir
) || progress
;
2991 /* If there are forms of indirect addressing that the driver
2992 * cannot handle, perform the lowering pass.
2994 if (options
->EmitNoIndirectInput
|| options
->EmitNoIndirectOutput
2995 || options
->EmitNoIndirectTemp
|| options
->EmitNoIndirectUniform
)
2997 lower_variable_index_to_cond_assign(ir
,
2998 options
->EmitNoIndirectInput
,
2999 options
->EmitNoIndirectOutput
,
3000 options
->EmitNoIndirectTemp
,
3001 options
->EmitNoIndirectUniform
)
3004 progress
= do_vec_index_to_cond_assign(ir
) || progress
;
3007 validate_ir_tree(ir
);
3010 for (unsigned i
= 0; i
< MESA_SHADER_TYPES
; i
++) {
3011 struct gl_program
*linked_prog
;
3013 if (prog
->_LinkedShaders
[i
] == NULL
)
3016 linked_prog
= get_mesa_program(ctx
, prog
, prog
->_LinkedShaders
[i
]);
3019 static const GLenum targets
[] = {
3020 GL_VERTEX_PROGRAM_ARB
,
3021 GL_FRAGMENT_PROGRAM_ARB
,
3022 GL_GEOMETRY_PROGRAM_NV
3025 if (i
== MESA_SHADER_VERTEX
) {
3026 ((struct gl_vertex_program
*)linked_prog
)->UsesClipDistance
3027 = prog
->Vert
.UsesClipDistance
;
3030 _mesa_reference_program(ctx
, &prog
->_LinkedShaders
[i
]->Program
,
3032 if (!ctx
->Driver
.ProgramStringNotify(ctx
, targets
[i
], linked_prog
)) {
3037 _mesa_reference_program(ctx
, &linked_prog
, NULL
);
3040 return prog
->LinkStatus
;
3045 * Compile a GLSL shader. Called via glCompileShader().
3048 _mesa_glsl_compile_shader(struct gl_context
*ctx
, struct gl_shader
*shader
)
3050 struct _mesa_glsl_parse_state
*state
=
3051 new(shader
) _mesa_glsl_parse_state(ctx
, shader
->Type
, shader
);
3053 const char *source
= shader
->Source
;
3054 /* Check if the user called glCompileShader without first calling
3055 * glShaderSource. This should fail to compile, but not raise a GL_ERROR.
3057 if (source
== NULL
) {
3058 shader
->CompileStatus
= GL_FALSE
;
3062 state
->error
= preprocess(state
, &source
, &state
->info_log
,
3063 &ctx
->Extensions
, ctx
->API
);
3065 if (ctx
->Shader
.Flags
& GLSL_DUMP
) {
3066 printf("GLSL source for %s shader %d:\n",
3067 _mesa_glsl_shader_target_name(state
->target
), shader
->Name
);
3068 printf("%s\n", shader
->Source
);
3071 if (!state
->error
) {
3072 _mesa_glsl_lexer_ctor(state
, source
);
3073 _mesa_glsl_parse(state
);
3074 _mesa_glsl_lexer_dtor(state
);
3077 ralloc_free(shader
->ir
);
3078 shader
->ir
= new(shader
) exec_list
;
3079 if (!state
->error
&& !state
->translation_unit
.is_empty())
3080 _mesa_ast_to_hir(shader
->ir
, state
);
3082 if (!state
->error
&& !shader
->ir
->is_empty()) {
3083 validate_ir_tree(shader
->ir
);
3085 /* Do some optimization at compile time to reduce shader IR size
3086 * and reduce later work if the same shader is linked multiple times
3088 while (do_common_optimization(shader
->ir
, false, false, 32))
3091 validate_ir_tree(shader
->ir
);
3094 shader
->symbols
= state
->symbols
;
3096 shader
->CompileStatus
= !state
->error
;
3097 shader
->InfoLog
= state
->info_log
;
3098 shader
->Version
= state
->language_version
;
3099 memcpy(shader
->builtins_to_link
, state
->builtins_to_link
,
3100 sizeof(shader
->builtins_to_link
[0]) * state
->num_builtins_to_link
);
3101 shader
->num_builtins_to_link
= state
->num_builtins_to_link
;
3103 if (ctx
->Shader
.Flags
& GLSL_LOG
) {
3104 _mesa_write_shader_to_file(shader
);
3107 if (ctx
->Shader
.Flags
& GLSL_DUMP
) {
3108 if (shader
->CompileStatus
) {
3109 printf("GLSL IR for shader %d:\n", shader
->Name
);
3110 _mesa_print_ir(shader
->ir
, NULL
);
3113 printf("GLSL shader %d failed to compile.\n", shader
->Name
);
3115 if (shader
->InfoLog
&& shader
->InfoLog
[0] != 0) {
3116 printf("GLSL shader %d info log:\n", shader
->Name
);
3117 printf("%s\n", shader
->InfoLog
);
3121 /* Retain any live IR, but trash the rest. */
3122 reparent_ir(shader
->ir
, shader
->ir
);
3129 * Link a GLSL shader program. Called via glLinkProgram().
3132 _mesa_glsl_link_shader(struct gl_context
*ctx
, struct gl_shader_program
*prog
)
3136 _mesa_clear_shader_program_data(ctx
, prog
);
3138 prog
->LinkStatus
= GL_TRUE
;
3140 for (i
= 0; i
< prog
->NumShaders
; i
++) {
3141 if (!prog
->Shaders
[i
]->CompileStatus
) {
3142 linker_error(prog
, "linking with uncompiled shader");
3143 prog
->LinkStatus
= GL_FALSE
;
3147 if (prog
->LinkStatus
) {
3148 link_shaders(ctx
, prog
);
3151 if (prog
->LinkStatus
) {
3152 if (!ctx
->Driver
.LinkShader(ctx
, prog
)) {
3153 prog
->LinkStatus
= GL_FALSE
;
3157 if (ctx
->Shader
.Flags
& GLSL_DUMP
) {
3158 if (!prog
->LinkStatus
) {
3159 printf("GLSL shader program %d failed to link\n", prog
->Name
);
3162 if (prog
->InfoLog
&& prog
->InfoLog
[0] != 0) {
3163 printf("GLSL shader program %d info log:\n", prog
->Name
);
3164 printf("%s\n", prog
->InfoLog
);