projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
glsl_to_tgsi: fix dst register for texturing fetches.
[mesa.git] / src / mesa / state_tracker / st_mesa_to_tgsi.c
1 /**************************************************************************
2 *
3 * Copyright 2007-2008 Tungsten Graphics, Inc., Cedar Park, Texas.
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
16 * of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
22 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25 *
26 **************************************************************************/
27
28 /*
29 * \author
30 * Michal Krol,
31 * Keith Whitwell
32 */
33
34 #include "pipe/p_compiler.h"
35 #include "pipe/p_context.h"
36 #include "pipe/p_screen.h"
37 #include "pipe/p_shader_tokens.h"
38 #include "pipe/p_state.h"
39 #include "tgsi/tgsi_ureg.h"
40 #include "st_mesa_to_tgsi.h"
41 #include "st_context.h"
42 #include "program/prog_instruction.h"
43 #include "program/prog_parameter.h"
44 #include "util/u_debug.h"
45 #include "util/u_math.h"
46 #include "util/u_memory.h"
47
48
49 #define PROGRAM_ANY_CONST ((1 << PROGRAM_LOCAL_PARAM) | \
50 (1 << PROGRAM_ENV_PARAM) | \
51 (1 << PROGRAM_STATE_VAR) | \
52 (1 << PROGRAM_CONSTANT) | \
53 (1 << PROGRAM_UNIFORM))
54
55
56 struct label {
57 unsigned branch_target;
58 unsigned token;
59 };
60
61
62 /**
63 * Intermediate state used during shader translation.
64 */
65 struct st_translate {
66 struct ureg_program *ureg;
67
68 struct ureg_dst temps[MAX_PROGRAM_TEMPS];
69 struct ureg_src *constants;
70 struct ureg_dst outputs[PIPE_MAX_SHADER_OUTPUTS];
71 struct ureg_src inputs[PIPE_MAX_SHADER_INPUTS];
72 struct ureg_dst address[1];
73 struct ureg_src samplers[PIPE_MAX_SAMPLERS];
74 struct ureg_src systemValues[SYSTEM_VALUE_MAX];
75
76 const GLuint *inputMapping;
77 const GLuint *outputMapping;
78
79 /* For every instruction that contains a label (eg CALL), keep
80 * details so that we can go back afterwards and emit the correct
81 * tgsi instruction number for each label.
82 */
83 struct label *labels;
84 unsigned labels_size;
85 unsigned labels_count;
86
87 /* Keep a record of the tgsi instruction number that each mesa
88 * instruction starts at, will be used to fix up labels after
89 * translation.
90 */
91 unsigned *insn;
92 unsigned insn_size;
93 unsigned insn_count;
94
95 unsigned procType; /**< TGSI_PROCESSOR_VERTEX/FRAGMENT */
96
97 boolean error;
98 };
99
100
101 /** Map Mesa's SYSTEM_VALUE_x to TGSI_SEMANTIC_x */
102 static unsigned mesa_sysval_to_semantic[SYSTEM_VALUE_MAX] = {
103 TGSI_SEMANTIC_FACE,
104 TGSI_SEMANTIC_VERTEXID,
105 TGSI_SEMANTIC_INSTANCEID
106 };
107
108
109 /**
110 * Make note of a branch to a label in the TGSI code.
111 * After we've emitted all instructions, we'll go over the list
112 * of labels built here and patch the TGSI code with the actual
113 * location of each label.
114 */
115 static unsigned *get_label( struct st_translate *t,
116 unsigned branch_target )
117 {
118 unsigned i;
119
120 if (t->labels_count + 1 >= t->labels_size) {
121 t->labels_size = 1 << (util_logbase2(t->labels_size) + 1);
122 t->labels = realloc(t->labels, t->labels_size * sizeof t->labels[0]);
123 if (t->labels == NULL) {
124 static unsigned dummy;
125 t->error = TRUE;
126 return &dummy;
127 }
128 }
129
130 i = t->labels_count++;
131 t->labels[i].branch_target = branch_target;
132 return &t->labels[i].token;
133 }
134
135
136 /**
137 * Called prior to emitting the TGSI code for each Mesa instruction.
138 * Allocate additional space for instructions if needed.
139 * Update the insn[] array so the next Mesa instruction points to
140 * the next TGSI instruction.
141 */
142 static void set_insn_start( struct st_translate *t,
143 unsigned start )
144 {
145 if (t->insn_count + 1 >= t->insn_size) {
146 t->insn_size = 1 << (util_logbase2(t->insn_size) + 1);
147 t->insn = realloc(t->insn, t->insn_size * sizeof t->insn[0]);
148 if (t->insn == NULL) {
149 t->error = TRUE;
150 return;
151 }
152 }
153
154 t->insn[t->insn_count++] = start;
155 }
156
157
158 /**
159 * Map a Mesa dst register to a TGSI ureg_dst register.
160 */
161 static struct ureg_dst
162 dst_register( struct st_translate *t,
163 gl_register_file file,
164 GLuint index )
165 {
166 switch( file ) {
167 case PROGRAM_UNDEFINED:
168 return ureg_dst_undef();
169
170 case PROGRAM_TEMPORARY:
171 if (ureg_dst_is_undef(t->temps[index]))
172 t->temps[index] = ureg_DECL_temporary( t->ureg );
173
174 return t->temps[index];
175
176 case PROGRAM_OUTPUT:
177 if (t->procType == TGSI_PROCESSOR_VERTEX)
178 assert(index < VERT_RESULT_MAX);
179 else if (t->procType == TGSI_PROCESSOR_FRAGMENT)
180 assert(index < FRAG_RESULT_MAX);
181 else
182 assert(index < GEOM_RESULT_MAX);
183
184 assert(t->outputMapping[index] < Elements(t->outputs));
185
186 return t->outputs[t->outputMapping[index]];
187
188 case PROGRAM_ADDRESS:
189 return t->address[index];
190
191 default:
192 debug_assert( 0 );
193 return ureg_dst_undef();
194 }
195 }
196
197
198 /**
199 * Map a Mesa src register to a TGSI ureg_src register.
200 */
201 static struct ureg_src
202 src_register( struct st_translate *t,
203 gl_register_file file,
204 GLint index )
205 {
206 switch( file ) {
207 case PROGRAM_UNDEFINED:
208 return ureg_src_undef();
209
210 case PROGRAM_TEMPORARY:
211 assert(index >= 0);
212 assert(index < Elements(t->temps));
213 if (ureg_dst_is_undef(t->temps[index]))
214 t->temps[index] = ureg_DECL_temporary( t->ureg );
215 return ureg_src(t->temps[index]);
216
217 case PROGRAM_ENV_PARAM:
218 case PROGRAM_LOCAL_PARAM:
219 case PROGRAM_UNIFORM:
220 assert(index >= 0);
221 return t->constants[index];
222 case PROGRAM_STATE_VAR:
223 case PROGRAM_CONSTANT: /* ie, immediate */
224 if (index < 0)
225 return ureg_DECL_constant( t->ureg, 0 );
226 else
227 return t->constants[index];
228
229 case PROGRAM_INPUT:
230 assert(t->inputMapping[index] < Elements(t->inputs));
231 return t->inputs[t->inputMapping[index]];
232
233 case PROGRAM_OUTPUT:
234 assert(t->outputMapping[index] < Elements(t->outputs));
235 return ureg_src(t->outputs[t->outputMapping[index]]); /* not needed? */
236
237 case PROGRAM_ADDRESS:
238 return ureg_src(t->address[index]);
239
240 case PROGRAM_SYSTEM_VALUE:
241 assert(index < Elements(t->systemValues));
242 return t->systemValues[index];
243
244 default:
245 debug_assert( 0 );
246 return ureg_src_undef();
247 }
248 }
249
250
251 /**
252 * Map mesa texture target to TGSI texture target.
253 */
254 unsigned
255 st_translate_texture_target( GLuint textarget,
256 GLboolean shadow )
257 {
258 if (shadow) {
259 switch( textarget ) {
260 case TEXTURE_1D_INDEX: return TGSI_TEXTURE_SHADOW1D;
261 case TEXTURE_2D_INDEX: return TGSI_TEXTURE_SHADOW2D;
262 case TEXTURE_RECT_INDEX: return TGSI_TEXTURE_SHADOWRECT;
263 case TEXTURE_1D_ARRAY_INDEX: return TGSI_TEXTURE_SHADOW1D_ARRAY;
264 case TEXTURE_2D_ARRAY_INDEX: return TGSI_TEXTURE_SHADOW2D_ARRAY;
265 case TEXTURE_CUBE_INDEX: return TGSI_TEXTURE_SHADOWCUBE;
266 default: break;
267 }
268 }
269
270 switch( textarget ) {
271 case TEXTURE_1D_INDEX: return TGSI_TEXTURE_1D;
272 case TEXTURE_2D_INDEX: return TGSI_TEXTURE_2D;
273 case TEXTURE_3D_INDEX: return TGSI_TEXTURE_3D;
274 case TEXTURE_CUBE_INDEX: return TGSI_TEXTURE_CUBE;
275 case TEXTURE_RECT_INDEX: return TGSI_TEXTURE_RECT;
276 case TEXTURE_1D_ARRAY_INDEX: return TGSI_TEXTURE_1D_ARRAY;
277 case TEXTURE_2D_ARRAY_INDEX: return TGSI_TEXTURE_2D_ARRAY;
278 case TEXTURE_EXTERNAL_INDEX: return TGSI_TEXTURE_2D;
279 default:
280 debug_assert( 0 );
281 return TGSI_TEXTURE_1D;
282 }
283 }
284
285
286 /**
287 * Create a TGSI ureg_dst register from a Mesa dest register.
288 */
289 static struct ureg_dst
290 translate_dst( struct st_translate *t,
291 const struct prog_dst_register *DstReg,
292 boolean saturate,
293 boolean clamp_color)
294 {
295 struct ureg_dst dst = dst_register( t,
296 DstReg->File,
297 DstReg->Index );
298
299 dst = ureg_writemask( dst,
300 DstReg->WriteMask );
301
302 if (saturate)
303 dst = ureg_saturate( dst );
304 else if (clamp_color && DstReg->File == PROGRAM_OUTPUT) {
305 /* Clamp colors for ARB_color_buffer_float. */
306 switch (t->procType) {
307 case TGSI_PROCESSOR_VERTEX:
308 /* XXX if the geometry shader is present, this must be done there
309 * instead of here. */
310 if (DstReg->Index == VERT_RESULT_COL0 ||
311 DstReg->Index == VERT_RESULT_COL1 ||
312 DstReg->Index == VERT_RESULT_BFC0 ||
313 DstReg->Index == VERT_RESULT_BFC1) {
314 dst = ureg_saturate(dst);
315 }
316 break;
317
318 case TGSI_PROCESSOR_FRAGMENT:
319 if (DstReg->Index >= FRAG_RESULT_COLOR) {
320 dst = ureg_saturate(dst);
321 }
322 break;
323 }
324 }
325
326 if (DstReg->RelAddr)
327 dst = ureg_dst_indirect( dst, ureg_src(t->address[0]) );
328
329 return dst;
330 }
331
332
333 /**
334 * Create a TGSI ureg_src register from a Mesa src register.
335 */
336 static struct ureg_src
337 translate_src( struct st_translate *t,
338 const struct prog_src_register *SrcReg )
339 {
340 struct ureg_src src = src_register( t, SrcReg->File, SrcReg->Index );
341
342 if (t->procType == TGSI_PROCESSOR_GEOMETRY && SrcReg->HasIndex2) {
343 src = src_register( t, SrcReg->File, SrcReg->Index2 );
344 if (SrcReg->RelAddr2)
345 src = ureg_src_dimension_indirect( src, ureg_src(t->address[0]),
346 SrcReg->Index);
347 else
348 src = ureg_src_dimension( src, SrcReg->Index);
349 }
350
351 src = ureg_swizzle( src,
352 GET_SWZ( SrcReg->Swizzle, 0 ) & 0x3,
353 GET_SWZ( SrcReg->Swizzle, 1 ) & 0x3,
354 GET_SWZ( SrcReg->Swizzle, 2 ) & 0x3,
355 GET_SWZ( SrcReg->Swizzle, 3 ) & 0x3);
356
357 if (SrcReg->Negate == NEGATE_XYZW)
358 src = ureg_negate(src);
359
360 if (SrcReg->Abs)
361 src = ureg_abs(src);
362
363 if (SrcReg->RelAddr) {
364 src = ureg_src_indirect( src, ureg_src(t->address[0]));
365 if (SrcReg->File != PROGRAM_INPUT &&
366 SrcReg->File != PROGRAM_OUTPUT) {
367 /* If SrcReg->Index was negative, it was set to zero in
368 * src_register(). Reassign it now. But don't do this
369 * for input/output regs since they get remapped while
370 * const buffers don't.
371 */
372 src.Index = SrcReg->Index;
373 }
374 }
375
376 return src;
377 }
378
379
380 static struct ureg_src swizzle_4v( struct ureg_src src,
381 const unsigned *swz )
382 {
383 return ureg_swizzle( src, swz[0], swz[1], swz[2], swz[3] );
384 }
385
386
387 /**
388 * Translate a SWZ instruction into a MOV, MUL or MAD instruction. EG:
389 *
390 * SWZ dst, src.x-y10
391 *
392 * becomes:
393 *
394 * MAD dst {1,-1,0,0}, src.xyxx, {0,0,1,0}
395 */
396 static void emit_swz( struct st_translate *t,
397 struct ureg_dst dst,
398 const struct prog_src_register *SrcReg )
399 {
400 struct ureg_program *ureg = t->ureg;
401 struct ureg_src src = src_register( t, SrcReg->File, SrcReg->Index );
402
403 unsigned negate_mask = SrcReg->Negate;
404
405 unsigned one_mask = ((GET_SWZ(SrcReg->Swizzle, 0) == SWIZZLE_ONE) << 0 |
406 (GET_SWZ(SrcReg->Swizzle, 1) == SWIZZLE_ONE) << 1 |
407 (GET_SWZ(SrcReg->Swizzle, 2) == SWIZZLE_ONE) << 2 |
408 (GET_SWZ(SrcReg->Swizzle, 3) == SWIZZLE_ONE) << 3);
409
410 unsigned zero_mask = ((GET_SWZ(SrcReg->Swizzle, 0) == SWIZZLE_ZERO) << 0 |
411 (GET_SWZ(SrcReg->Swizzle, 1) == SWIZZLE_ZERO) << 1 |
412 (GET_SWZ(SrcReg->Swizzle, 2) == SWIZZLE_ZERO) << 2 |
413 (GET_SWZ(SrcReg->Swizzle, 3) == SWIZZLE_ZERO) << 3);
414
415 unsigned negative_one_mask = one_mask & negate_mask;
416 unsigned positive_one_mask = one_mask & ~negate_mask;
417
418 struct ureg_src imm;
419 unsigned i;
420 unsigned mul_swizzle[4] = {0,0,0,0};
421 unsigned add_swizzle[4] = {0,0,0,0};
422 unsigned src_swizzle[4] = {0,0,0,0};
423 boolean need_add = FALSE;
424 boolean need_mul = FALSE;
425
426 if (dst.WriteMask == 0)
427 return;
428
429 /* Is this just a MOV?
430 */
431 if (zero_mask == 0 &&
432 one_mask == 0 &&
433 (negate_mask == 0 || negate_mask == TGSI_WRITEMASK_XYZW))
434 {
435 ureg_MOV( ureg, dst, translate_src( t, SrcReg ));
436 return;
437 }
438
439 #define IMM_ZERO 0
440 #define IMM_ONE 1
441 #define IMM_NEG_ONE 2
442
443 imm = ureg_imm3f( ureg, 0, 1, -1 );
444
445 for (i = 0; i < 4; i++) {
446 unsigned bit = 1 << i;
447
448 if (dst.WriteMask & bit) {
449 if (positive_one_mask & bit) {
450 mul_swizzle[i] = IMM_ZERO;
451 add_swizzle[i] = IMM_ONE;
452 need_add = TRUE;
453 }
454 else if (negative_one_mask & bit) {
455 mul_swizzle[i] = IMM_ZERO;
456 add_swizzle[i] = IMM_NEG_ONE;
457 need_add = TRUE;
458 }
459 else if (zero_mask & bit) {
460 mul_swizzle[i] = IMM_ZERO;
461 add_swizzle[i] = IMM_ZERO;
462 need_add = TRUE;
463 }
464 else {
465 add_swizzle[i] = IMM_ZERO;
466 src_swizzle[i] = GET_SWZ(SrcReg->Swizzle, i);
467 need_mul = TRUE;
468 if (negate_mask & bit) {
469 mul_swizzle[i] = IMM_NEG_ONE;
470 }
471 else {
472 mul_swizzle[i] = IMM_ONE;
473 }
474 }
475 }
476 }
477
478 if (need_mul && need_add) {
479 ureg_MAD( ureg,
480 dst,
481 swizzle_4v( src, src_swizzle ),
482 swizzle_4v( imm, mul_swizzle ),
483 swizzle_4v( imm, add_swizzle ) );
484 }
485 else if (need_mul) {
486 ureg_MUL( ureg,
487 dst,
488 swizzle_4v( src, src_swizzle ),
489 swizzle_4v( imm, mul_swizzle ) );
490 }
491 else if (need_add) {
492 ureg_MOV( ureg,
493 dst,
494 swizzle_4v( imm, add_swizzle ) );
495 }
496 else {
497 debug_assert(0);
498 }
499
500 #undef IMM_ZERO
501 #undef IMM_ONE
502 #undef IMM_NEG_ONE
503 }
504
505
506 /**
507 * Negate the value of DDY to match GL semantics where (0,0) is the
508 * lower-left corner of the window.
509 * Note that the GL_ARB_fragment_coord_conventions extension will
510 * effect this someday.
511 */
512 static void emit_ddy( struct st_translate *t,
513 struct ureg_dst dst,
514 const struct prog_src_register *SrcReg )
515 {
516 struct ureg_program *ureg = t->ureg;
517 struct ureg_src src = translate_src( t, SrcReg );
518 src = ureg_negate( src );
519 ureg_DDY( ureg, dst, src );
520 }
521
522
523
524 static unsigned
525 translate_opcode( unsigned op )
526 {
527 switch( op ) {
528 case OPCODE_ARL:
529 return TGSI_OPCODE_ARL;
530 case OPCODE_ABS:
531 return TGSI_OPCODE_ABS;
532 case OPCODE_ADD:
533 return TGSI_OPCODE_ADD;
534 case OPCODE_BGNLOOP:
535 return TGSI_OPCODE_BGNLOOP;
536 case OPCODE_BGNSUB:
537 return TGSI_OPCODE_BGNSUB;
538 case OPCODE_BRK:
539 return TGSI_OPCODE_BRK;
540 case OPCODE_CAL:
541 return TGSI_OPCODE_CAL;
542 case OPCODE_CMP:
543 return TGSI_OPCODE_CMP;
544 case OPCODE_CONT:
545 return TGSI_OPCODE_CONT;
546 case OPCODE_COS:
547 return TGSI_OPCODE_COS;
548 case OPCODE_DDX:
549 return TGSI_OPCODE_DDX;
550 case OPCODE_DDY:
551 return TGSI_OPCODE_DDY;
552 case OPCODE_DP2:
553 return TGSI_OPCODE_DP2;
554 case OPCODE_DP2A:
555 return TGSI_OPCODE_DP2A;
556 case OPCODE_DP3:
557 return TGSI_OPCODE_DP3;
558 case OPCODE_DP4:
559 return TGSI_OPCODE_DP4;
560 case OPCODE_DPH:
561 return TGSI_OPCODE_DPH;
562 case OPCODE_DST:
563 return TGSI_OPCODE_DST;
564 case OPCODE_ELSE:
565 return TGSI_OPCODE_ELSE;
566 case OPCODE_ENDIF:
567 return TGSI_OPCODE_ENDIF;
568 case OPCODE_ENDLOOP:
569 return TGSI_OPCODE_ENDLOOP;
570 case OPCODE_ENDSUB:
571 return TGSI_OPCODE_ENDSUB;
572 case OPCODE_EX2:
573 return TGSI_OPCODE_EX2;
574 case OPCODE_EXP:
575 return TGSI_OPCODE_EXP;
576 case OPCODE_FLR:
577 return TGSI_OPCODE_FLR;
578 case OPCODE_FRC:
579 return TGSI_OPCODE_FRC;
580 case OPCODE_IF:
581 return TGSI_OPCODE_IF;
582 case OPCODE_TRUNC:
583 return TGSI_OPCODE_TRUNC;
584 case OPCODE_KIL:
585 return TGSI_OPCODE_KIL;
586 case OPCODE_KIL_NV:
587 return TGSI_OPCODE_KILP;
588 case OPCODE_LG2:
589 return TGSI_OPCODE_LG2;
590 case OPCODE_LOG:
591 return TGSI_OPCODE_LOG;
592 case OPCODE_LIT:
593 return TGSI_OPCODE_LIT;
594 case OPCODE_LRP:
595 return TGSI_OPCODE_LRP;
596 case OPCODE_MAD:
597 return TGSI_OPCODE_MAD;
598 case OPCODE_MAX:
599 return TGSI_OPCODE_MAX;
600 case OPCODE_MIN:
601 return TGSI_OPCODE_MIN;
602 case OPCODE_MOV:
603 return TGSI_OPCODE_MOV;
604 case OPCODE_MUL:
605 return TGSI_OPCODE_MUL;
606 case OPCODE_NOP:
607 return TGSI_OPCODE_NOP;
608 case OPCODE_NRM3:
609 return TGSI_OPCODE_NRM;
610 case OPCODE_NRM4:
611 return TGSI_OPCODE_NRM4;
612 case OPCODE_POW:
613 return TGSI_OPCODE_POW;
614 case OPCODE_RCP:
615 return TGSI_OPCODE_RCP;
616 case OPCODE_RET:
617 return TGSI_OPCODE_RET;
618 case OPCODE_RSQ:
619 return TGSI_OPCODE_RSQ;
620 case OPCODE_SCS:
621 return TGSI_OPCODE_SCS;
622 case OPCODE_SEQ:
623 return TGSI_OPCODE_SEQ;
624 case OPCODE_SGE:
625 return TGSI_OPCODE_SGE;
626 case OPCODE_SGT:
627 return TGSI_OPCODE_SGT;
628 case OPCODE_SIN:
629 return TGSI_OPCODE_SIN;
630 case OPCODE_SLE:
631 return TGSI_OPCODE_SLE;
632 case OPCODE_SLT:
633 return TGSI_OPCODE_SLT;
634 case OPCODE_SNE:
635 return TGSI_OPCODE_SNE;
636 case OPCODE_SSG:
637 return TGSI_OPCODE_SSG;
638 case OPCODE_SUB:
639 return TGSI_OPCODE_SUB;
640 case OPCODE_TEX:
641 return TGSI_OPCODE_TEX;
642 case OPCODE_TXB:
643 return TGSI_OPCODE_TXB;
644 case OPCODE_TXD:
645 return TGSI_OPCODE_TXD;
646 case OPCODE_TXL:
647 return TGSI_OPCODE_TXL;
648 case OPCODE_TXP:
649 return TGSI_OPCODE_TXP;
650 case OPCODE_XPD:
651 return TGSI_OPCODE_XPD;
652 case OPCODE_END:
653 return TGSI_OPCODE_END;
654 default:
655 debug_assert( 0 );
656 return TGSI_OPCODE_NOP;
657 }
658 }
659
660
661 static void
662 compile_instruction(
663 struct st_translate *t,
664 const struct prog_instruction *inst,
665 boolean clamp_dst_color_output)
666 {
667 struct ureg_program *ureg = t->ureg;
668 GLuint i;
669 struct ureg_dst dst[1] = { { 0 } };
670 struct ureg_src src[4];
671 unsigned num_dst;
672 unsigned num_src;
673
674 num_dst = _mesa_num_inst_dst_regs( inst->Opcode );
675 num_src = _mesa_num_inst_src_regs( inst->Opcode );
676
677 if (num_dst)
678 dst[0] = translate_dst( t,
679 &inst->DstReg,
680 inst->SaturateMode,
681 clamp_dst_color_output);
682
683 for (i = 0; i < num_src; i++)
684 src[i] = translate_src( t, &inst->SrcReg[i] );
685
686 switch( inst->Opcode ) {
687 case OPCODE_SWZ:
688 emit_swz( t, dst[0], &inst->SrcReg[0] );
689 return;
690
691 case OPCODE_BGNLOOP:
692 case OPCODE_CAL:
693 case OPCODE_ELSE:
694 case OPCODE_ENDLOOP:
695 case OPCODE_IF:
696 debug_assert(num_dst == 0);
697 ureg_label_insn( ureg,
698 translate_opcode( inst->Opcode ),
699 src, num_src,
700 get_label( t, inst->BranchTarget ));
701 return;
702
703 case OPCODE_TEX:
704 case OPCODE_TXB:
705 case OPCODE_TXD:
706 case OPCODE_TXL:
707 case OPCODE_TXP:
708 src[num_src++] = t->samplers[inst->TexSrcUnit];
709 ureg_tex_insn( ureg,
710 translate_opcode( inst->Opcode ),
711 dst, num_dst,
712 st_translate_texture_target( inst->TexSrcTarget,
713 inst->TexShadow ),
714 NULL, 0,
715 src, num_src );
716 return;
717
718 case OPCODE_SCS:
719 dst[0] = ureg_writemask(dst[0], TGSI_WRITEMASK_XY );
720 ureg_insn( ureg,
721 translate_opcode( inst->Opcode ),
722 dst, num_dst,
723 src, num_src );
724 break;
725
726 case OPCODE_XPD:
727 dst[0] = ureg_writemask(dst[0], TGSI_WRITEMASK_XYZ );
728 ureg_insn( ureg,
729 translate_opcode( inst->Opcode ),
730 dst, num_dst,
731 src, num_src );
732 break;
733
734 case OPCODE_NOISE1:
735 case OPCODE_NOISE2:
736 case OPCODE_NOISE3:
737 case OPCODE_NOISE4:
738 /* At some point, a motivated person could add a better
739 * implementation of noise. Currently not even the nvidia
740 * binary drivers do anything more than this. In any case, the
741 * place to do this is in the GL state tracker, not the poor
742 * driver.
743 */
744 ureg_MOV( ureg, dst[0], ureg_imm1f(ureg, 0.5) );
745 break;
746
747 case OPCODE_DDY:
748 emit_ddy( t, dst[0], &inst->SrcReg[0] );
749 break;
750
751 default:
752 ureg_insn( ureg,
753 translate_opcode( inst->Opcode ),
754 dst, num_dst,
755 src, num_src );
756 break;
757 }
758 }
759
760
761 /**
762 * Emit the TGSI instructions for inverting and adjusting WPOS.
763 * This code is unavoidable because it also depends on whether
764 * a FBO is bound (STATE_FB_WPOS_Y_TRANSFORM).
765 */
766 static void
767 emit_wpos_adjustment( struct st_translate *t,
768 const struct gl_program *program,
769 boolean invert,
770 GLfloat adjX, GLfloat adjY[2])
771 {
772 struct ureg_program *ureg = t->ureg;
773
774 /* Fragment program uses fragment position input.
775 * Need to replace instances of INPUT[WPOS] with temp T
776 * where T = INPUT[WPOS] by y is inverted.
777 */
778 static const gl_state_index wposTransformState[STATE_LENGTH]
779 = { STATE_INTERNAL, STATE_FB_WPOS_Y_TRANSFORM, 0, 0, 0 };
780
781 /* XXX: note we are modifying the incoming shader here! Need to
782 * do this before emitting the constant decls below, or this
783 * will be missed:
784 */
785 unsigned wposTransConst = _mesa_add_state_reference(program->Parameters,
786 wposTransformState);
787
788 struct ureg_src wpostrans = ureg_DECL_constant( ureg, wposTransConst );
789 struct ureg_dst wpos_temp = ureg_DECL_temporary( ureg );
790 struct ureg_src wpos_input = t->inputs[t->inputMapping[FRAG_ATTRIB_WPOS]];
791
792 /* First, apply the coordinate shift: */
793 if (adjX || adjY[0] || adjY[1]) {
794 if (adjY[0] != adjY[1]) {
795 /* Adjust the y coordinate by adjY[1] or adjY[0] respectively
796 * depending on whether inversion is actually going to be applied
797 * or not, which is determined by testing against the inversion
798 * state variable used below, which will be either +1 or -1.
799 */
800 struct ureg_dst adj_temp = ureg_DECL_temporary(ureg);
801
802 ureg_CMP(ureg, adj_temp,
803 ureg_scalar(wpostrans, invert ? 2 : 0),
804 ureg_imm4f(ureg, adjX, adjY[0], 0.0f, 0.0f),
805 ureg_imm4f(ureg, adjX, adjY[1], 0.0f, 0.0f));
806 ureg_ADD(ureg, wpos_temp, wpos_input, ureg_src(adj_temp));
807 } else {
808 ureg_ADD(ureg, wpos_temp, wpos_input,
809 ureg_imm4f(ureg, adjX, adjY[0], 0.0f, 0.0f));
810 }
811 wpos_input = ureg_src(wpos_temp);
812 } else {
813 /* MOV wpos_temp, input[wpos]
814 */
815 ureg_MOV( ureg, wpos_temp, wpos_input );
816 }
817
818 /* Now the conditional y flip: STATE_FB_WPOS_Y_TRANSFORM.xy/zw will be
819 * inversion/identity, or the other way around if we're drawing to an FBO.
820 */
821 if (invert) {
822 /* MAD wpos_temp.y, wpos_input, wpostrans.xxxx, wpostrans.yyyy
823 */
824 ureg_MAD( ureg,
825 ureg_writemask(wpos_temp, TGSI_WRITEMASK_Y ),
826 wpos_input,
827 ureg_scalar(wpostrans, 0),
828 ureg_scalar(wpostrans, 1));
829 } else {
830 /* MAD wpos_temp.y, wpos_input, wpostrans.zzzz, wpostrans.wwww
831 */
832 ureg_MAD( ureg,
833 ureg_writemask(wpos_temp, TGSI_WRITEMASK_Y ),
834 wpos_input,
835 ureg_scalar(wpostrans, 2),
836 ureg_scalar(wpostrans, 3));
837 }
838
839 /* Use wpos_temp as position input from here on:
840 */
841 t->inputs[t->inputMapping[FRAG_ATTRIB_WPOS]] = ureg_src(wpos_temp);
842 }
843
844
845 /**
846 * Emit fragment position/ooordinate code.
847 */
848 static void
849 emit_wpos(struct st_context *st,
850 struct st_translate *t,
851 const struct gl_program *program,
852 struct ureg_program *ureg)
853 {
854 const struct gl_fragment_program *fp =
855 (const struct gl_fragment_program *) program;
856 struct pipe_screen *pscreen = st->pipe->screen;
857 GLfloat adjX = 0.0f;
858 GLfloat adjY[2] = { 0.0f, 0.0f };
859 boolean invert = FALSE;
860
861 /* Query the pixel center conventions supported by the pipe driver and set
862 * adjX, adjY to help out if it cannot handle the requested one internally.
863 *
864 * The bias of the y-coordinate depends on whether y-inversion takes place
865 * (adjY[1]) or not (adjY[0]), which is in turn dependent on whether we are
866 * drawing to an FBO (causes additional inversion), and whether the the pipe
867 * driver origin and the requested origin differ (the latter condition is
868 * stored in the 'invert' variable).
869 *
870 * For height = 100 (i = integer, h = half-integer, l = lower, u = upper):
871 *
872 * center shift only:
873 * i -> h: +0.5
874 * h -> i: -0.5
875 *
876 * inversion only:
877 * l,i -> u,i: ( 0.0 + 1.0) * -1 + 100 = 99
878 * l,h -> u,h: ( 0.5 + 0.0) * -1 + 100 = 99.5
879 * u,i -> l,i: (99.0 + 1.0) * -1 + 100 = 0
880 * u,h -> l,h: (99.5 + 0.0) * -1 + 100 = 0.5
881 *
882 * inversion and center shift:
883 * l,i -> u,h: ( 0.0 + 0.5) * -1 + 100 = 99.5
884 * l,h -> u,i: ( 0.5 + 0.5) * -1 + 100 = 99
885 * u,i -> l,h: (99.0 + 0.5) * -1 + 100 = 0.5
886 * u,h -> l,i: (99.5 + 0.5) * -1 + 100 = 0
887 */
888 if (fp->OriginUpperLeft) {
889 /* Fragment shader wants origin in upper-left */
890 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT)) {
891 /* the driver supports upper-left origin */
892 }
893 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT)) {
894 /* the driver supports lower-left origin, need to invert Y */
895 ureg_property_fs_coord_origin(ureg, TGSI_FS_COORD_ORIGIN_LOWER_LEFT);
896 invert = TRUE;
897 }
898 else
899 assert(0);
900 }
901 else {
902 /* Fragment shader wants origin in lower-left */
903 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT))
904 /* the driver supports lower-left origin */
905 ureg_property_fs_coord_origin(ureg, TGSI_FS_COORD_ORIGIN_LOWER_LEFT);
906 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT))
907 /* the driver supports upper-left origin, need to invert Y */
908 invert = TRUE;
909 else
910 assert(0);
911 }
912
913 if (fp->PixelCenterInteger) {
914 /* Fragment shader wants pixel center integer */
915 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER)) {
916 /* the driver supports pixel center integer */
917 adjY[1] = 1.0f;
918 ureg_property_fs_coord_pixel_center(ureg, TGSI_FS_COORD_PIXEL_CENTER_INTEGER);
919 }
920 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER)) {
921 /* the driver supports pixel center half integer, need to bias X,Y */
922 adjX = -0.5f;
923 adjY[0] = -0.5f;
924 adjY[1] = 0.5f;
925 }
926 else
927 assert(0);
928 }
929 else {
930 /* Fragment shader wants pixel center half integer */
931 if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER)) {
932 /* the driver supports pixel center half integer */
933 }
934 else if (pscreen->get_param(pscreen, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER)) {
935 /* the driver supports pixel center integer, need to bias X,Y */
936 adjX = adjY[0] = adjY[1] = 0.5f;
937 ureg_property_fs_coord_pixel_center(ureg, TGSI_FS_COORD_PIXEL_CENTER_INTEGER);
938 }
939 else
940 assert(0);
941 }
942
943 /* we invert after adjustment so that we avoid the MOV to temporary,
944 * and reuse the adjustment ADD instead */
945 emit_wpos_adjustment(t, program, invert, adjX, adjY);
946 }
947
948
949 /**
950 * OpenGL's fragment gl_FrontFace input is 1 for front-facing, 0 for back.
951 * TGSI uses +1 for front, -1 for back.
952 * This function converts the TGSI value to the GL value. Simply clamping/
953 * saturating the value to [0,1] does the job.
954 */
955 static void
956 emit_face_var( struct st_translate *t,
957 const struct gl_program *program )
958 {
959 struct ureg_program *ureg = t->ureg;
960 struct ureg_dst face_temp = ureg_DECL_temporary( ureg );
961 struct ureg_src face_input = t->inputs[t->inputMapping[FRAG_ATTRIB_FACE]];
962
963 /* MOV_SAT face_temp, input[face]
964 */
965 face_temp = ureg_saturate( face_temp );
966 ureg_MOV( ureg, face_temp, face_input );
967
968 /* Use face_temp as face input from here on:
969 */
970 t->inputs[t->inputMapping[FRAG_ATTRIB_FACE]] = ureg_src(face_temp);
971 }
972
973
974 static void
975 emit_edgeflags( struct st_translate *t,
976 const struct gl_program *program )
977 {
978 struct ureg_program *ureg = t->ureg;
979 struct ureg_dst edge_dst = t->outputs[t->outputMapping[VERT_RESULT_EDGE]];
980 struct ureg_src edge_src = t->inputs[t->inputMapping[VERT_ATTRIB_EDGEFLAG]];
981
982 ureg_MOV( ureg, edge_dst, edge_src );
983 }
984
985
986 /**
987 * Translate Mesa program to TGSI format.
988 * \param program the program to translate
989 * \param numInputs number of input registers used
990 * \param inputMapping maps Mesa fragment program inputs to TGSI generic
991 * input indexes
992 * \param inputSemanticName the TGSI_SEMANTIC flag for each input
993 * \param inputSemanticIndex the semantic index (ex: which texcoord) for
994 * each input
995 * \param interpMode the TGSI_INTERPOLATE_LINEAR/PERSP mode for each input
996 * \param numOutputs number of output registers used
997 * \param outputMapping maps Mesa fragment program outputs to TGSI
998 * generic outputs
999 * \param outputSemanticName the TGSI_SEMANTIC flag for each output
1000 * \param outputSemanticIndex the semantic index (ex: which texcoord) for
1001 * each output
1002 *
1003 * \return PIPE_OK or PIPE_ERROR_OUT_OF_MEMORY
1004 */
1005 enum pipe_error
1006 st_translate_mesa_program(
1007 struct gl_context *ctx,
1008 uint procType,
1009 struct ureg_program *ureg,
1010 const struct gl_program *program,
1011 GLuint numInputs,
1012 const GLuint inputMapping[],
1013 const ubyte inputSemanticName[],
1014 const ubyte inputSemanticIndex[],
1015 const GLuint interpMode[],
1016 GLuint numOutputs,
1017 const GLuint outputMapping[],
1018 const ubyte outputSemanticName[],
1019 const ubyte outputSemanticIndex[],
1020 boolean passthrough_edgeflags,
1021 boolean clamp_color)
1022 {
1023 struct st_translate translate, *t;
1024 unsigned i;
1025 enum pipe_error ret = PIPE_OK;
1026
1027 assert(numInputs <= Elements(t->inputs));
1028 assert(numOutputs <= Elements(t->outputs));
1029
1030 t = &translate;
1031 memset(t, 0, sizeof *t);
1032
1033 t->procType = procType;
1034 t->inputMapping = inputMapping;
1035 t->outputMapping = outputMapping;
1036 t->ureg = ureg;
1037
1038 /*_mesa_print_program(program);*/
1039
1040 /*
1041 * Declare input attributes.
1042 */
1043 if (procType == TGSI_PROCESSOR_FRAGMENT) {
1044 for (i = 0; i < numInputs; i++) {
1045 t->inputs[i] = ureg_DECL_fs_input(ureg,
1046 inputSemanticName[i],
1047 inputSemanticIndex[i],
1048 interpMode[i]);
1049 }
1050
1051 if (program->InputsRead & FRAG_BIT_WPOS) {
1052 /* Must do this after setting up t->inputs, and before
1053 * emitting constant references, below:
1054 */
1055 emit_wpos(st_context(ctx), t, program, ureg);
1056 }
1057
1058 if (program->InputsRead & FRAG_BIT_FACE) {
1059 emit_face_var( t, program );
1060 }
1061
1062 /*
1063 * Declare output attributes.
1064 */
1065 for (i = 0; i < numOutputs; i++) {
1066 switch (outputSemanticName[i]) {
1067 case TGSI_SEMANTIC_POSITION:
1068 t->outputs[i] = ureg_DECL_output( ureg,
1069 TGSI_SEMANTIC_POSITION, /* Z / Depth */
1070 outputSemanticIndex[i] );
1071
1072 t->outputs[i] = ureg_writemask( t->outputs[i],
1073 TGSI_WRITEMASK_Z );
1074 break;
1075 case TGSI_SEMANTIC_STENCIL:
1076 t->outputs[i] = ureg_DECL_output( ureg,
1077 TGSI_SEMANTIC_STENCIL, /* Stencil */
1078 outputSemanticIndex[i] );
1079 t->outputs[i] = ureg_writemask( t->outputs[i],
1080 TGSI_WRITEMASK_Y );
1081 break;
1082 case TGSI_SEMANTIC_COLOR:
1083 t->outputs[i] = ureg_DECL_output( ureg,
1084 TGSI_SEMANTIC_COLOR,
1085 outputSemanticIndex[i] );
1086 break;
1087 default:
1088 debug_assert(0);
1089 return 0;
1090 }
1091 }
1092 }
1093 else if (procType == TGSI_PROCESSOR_GEOMETRY) {
1094 for (i = 0; i < numInputs; i++) {
1095 t->inputs[i] = ureg_DECL_gs_input(ureg,
1096 i,
1097 inputSemanticName[i],
1098 inputSemanticIndex[i]);
1099 }
1100
1101 for (i = 0; i < numOutputs; i++) {
1102 t->outputs[i] = ureg_DECL_output( ureg,
1103 outputSemanticName[i],
1104 outputSemanticIndex[i] );
1105 }
1106 }
1107 else {
1108 assert(procType == TGSI_PROCESSOR_VERTEX);
1109
1110 for (i = 0; i < numInputs; i++) {
1111 t->inputs[i] = ureg_DECL_vs_input(ureg, i);
1112 }
1113
1114 for (i = 0; i < numOutputs; i++) {
1115 t->outputs[i] = ureg_DECL_output( ureg,
1116 outputSemanticName[i],
1117 outputSemanticIndex[i] );
1118 }
1119 if (passthrough_edgeflags)
1120 emit_edgeflags( t, program );
1121 }
1122
1123 /* Declare address register.
1124 */
1125 if (program->NumAddressRegs > 0) {
1126 debug_assert( program->NumAddressRegs == 1 );
1127 t->address[0] = ureg_DECL_address( ureg );
1128 }
1129
1130 /* Declare misc input registers
1131 */
1132 {
1133 GLbitfield sysInputs = program->SystemValuesRead;
1134 unsigned numSys = 0;
1135 for (i = 0; sysInputs; i++) {
1136 if (sysInputs & (1 << i)) {
1137 unsigned semName = mesa_sysval_to_semantic[i];
1138 t->systemValues[i] = ureg_DECL_system_value(ureg, numSys, semName, 0);
1139 if (semName == TGSI_SEMANTIC_INSTANCEID ||
1140 semName == TGSI_SEMANTIC_VERTEXID) {
1141 /* From Gallium perspective, these system values are always
1142 * integer, and require native integer support. However, if
1143 * native integer is supported on the vertex stage but not the
1144 * pixel stage (e.g, i915g + draw), Mesa will generate IR that
1145 * assumes these system values are floats. To resolve the
1146 * inconsistency, we insert a U2F.
1147 */
1148 struct st_context *st = st_context(ctx);
1149 struct pipe_screen *pscreen = st->pipe->screen;
1150 assert(procType == TGSI_PROCESSOR_VERTEX);
1151 assert(pscreen->get_shader_param(pscreen, PIPE_SHADER_VERTEX, PIPE_SHADER_CAP_INTEGERS));
1152 (void) pscreen; /* silence non-debug build warnings */
1153 if (!ctx->Const.NativeIntegers) {
1154 struct ureg_dst temp = ureg_DECL_local_temporary(t->ureg);
1155 ureg_U2F( t->ureg, ureg_writemask(temp, TGSI_WRITEMASK_X), t->systemValues[i]);
1156 t->systemValues[i] = ureg_scalar(ureg_src(temp), 0);
1157 }
1158 }
1159 numSys++;
1160 sysInputs &= ~(1 << i);
1161 }
1162 }
1163 }
1164
1165 if (program->IndirectRegisterFiles & (1 << PROGRAM_TEMPORARY)) {
1166 /* If temps are accessed with indirect addressing, declare temporaries
1167 * in sequential order. Else, we declare them on demand elsewhere.
1168 */
1169 for (i = 0; i < program->NumTemporaries; i++) {
1170 /* XXX use TGSI_FILE_TEMPORARY_ARRAY when it's supported by ureg */
1171 t->temps[i] = ureg_DECL_temporary( t->ureg );
1172 }
1173 }
1174
1175 /* Emit constants and immediates. Mesa uses a single index space
1176 * for these, so we put all the translated regs in t->constants.
1177 */
1178 if (program->Parameters) {
1179 t->constants = calloc( program->Parameters->NumParameters,
1180 sizeof t->constants[0] );
1181 if (t->constants == NULL) {
1182 ret = PIPE_ERROR_OUT_OF_MEMORY;
1183 goto out;
1184 }
1185
1186 for (i = 0; i < program->Parameters->NumParameters; i++) {
1187 switch (program->Parameters->Parameters[i].Type) {
1188 case PROGRAM_ENV_PARAM:
1189 case PROGRAM_LOCAL_PARAM:
1190 case PROGRAM_STATE_VAR:
1191 case PROGRAM_UNIFORM:
1192 t->constants[i] = ureg_DECL_constant( ureg, i );
1193 break;
1194
1195 /* Emit immediates only when there's no indirect addressing of
1196 * the const buffer.
1197 * FIXME: Be smarter and recognize param arrays:
1198 * indirect addressing is only valid within the referenced
1199 * array.
1200 */
1201 case PROGRAM_CONSTANT:
1202 if (program->IndirectRegisterFiles & PROGRAM_ANY_CONST)
1203 t->constants[i] = ureg_DECL_constant( ureg, i );
1204 else
1205 t->constants[i] =
1206 ureg_DECL_immediate( ureg,
1207 (const float*) program->Parameters->ParameterValues[i],
1208 4 );
1209 break;
1210 default:
1211 break;
1212 }
1213 }
1214 }
1215
1216 /* texture samplers */
1217 for (i = 0; i < ctx->Const.MaxTextureImageUnits; i++) {
1218 if (program->SamplersUsed & (1 << i)) {
1219 t->samplers[i] = ureg_DECL_sampler( ureg, i );
1220 }
1221 }
1222
1223 /* Emit each instruction in turn:
1224 */
1225 for (i = 0; i < program->NumInstructions; i++) {
1226 set_insn_start( t, ureg_get_instruction_number( ureg ));
1227 compile_instruction( t, &program->Instructions[i], clamp_color );
1228 }
1229
1230 /* Fix up all emitted labels:
1231 */
1232 for (i = 0; i < t->labels_count; i++) {
1233 ureg_fixup_label( ureg,
1234 t->labels[i].token,
1235 t->insn[t->labels[i].branch_target] );
1236 }
1237
1238 out:
1239 free(t->insn);
1240 free(t->labels);
1241 free(t->constants);
1242
1243 if (t->error) {
1244 debug_printf("%s: translate error flag set\n", __FUNCTION__);
1245 }
1246
1247 return ret;
1248 }
1249
1250
1251 /**
1252 * Tokens cannot be free with free otherwise the builtin gallium
1253 * malloc debugging will get confused.
1254 */
1255 void
1256 st_free_tokens(const struct tgsi_token *tokens)
1257 {
1258 ureg_free_tokens(tokens);
1259 }