1 /**************************************************************************
3 * Copyright 2007-2008 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
22 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
26 **************************************************************************/
34 #include "pipe/p_compiler.h"
35 #include "pipe/p_context.h"
36 #include "pipe/p_screen.h"
37 #include "pipe/p_shader_tokens.h"
38 #include "pipe/p_state.h"
39 #include "tgsi/tgsi_ureg.h"
40 #include "st_mesa_to_tgsi.h"
41 #include "st_context.h"
42 #include "program/prog_instruction.h"
43 #include "program/prog_parameter.h"
44 #include "util/u_debug.h"
45 #include "util/u_math.h"
46 #include "util/u_memory.h"
49 #define PROGRAM_ANY_CONST ((1 << PROGRAM_LOCAL_PARAM) | \
50 (1 << PROGRAM_ENV_PARAM) | \
51 (1 << PROGRAM_STATE_VAR) | \
52 (1 << PROGRAM_CONSTANT) | \
53 (1 << PROGRAM_UNIFORM))
57 unsigned branch_target
;
63 * Intermediate state used during shader translation.
66 struct ureg_program
*ureg
;
68 struct ureg_dst temps
[MAX_PROGRAM_TEMPS
];
69 struct ureg_src
*constants
;
70 struct ureg_dst outputs
[PIPE_MAX_SHADER_OUTPUTS
];
71 struct ureg_src inputs
[PIPE_MAX_SHADER_INPUTS
];
72 struct ureg_dst address
[1];
73 struct ureg_src samplers
[PIPE_MAX_SAMPLERS
];
74 struct ureg_src systemValues
[SYSTEM_VALUE_MAX
];
76 const GLuint
*inputMapping
;
77 const GLuint
*outputMapping
;
79 /* For every instruction that contains a label (eg CALL), keep
80 * details so that we can go back afterwards and emit the correct
81 * tgsi instruction number for each label.
85 unsigned labels_count
;
87 /* Keep a record of the tgsi instruction number that each mesa
88 * instruction starts at, will be used to fix up labels after
95 unsigned procType
; /**< TGSI_PROCESSOR_VERTEX/FRAGMENT */
101 /** Map Mesa's SYSTEM_VALUE_x to TGSI_SEMANTIC_x */
102 static unsigned mesa_sysval_to_semantic
[SYSTEM_VALUE_MAX
] = {
104 TGSI_SEMANTIC_VERTEXID
,
105 TGSI_SEMANTIC_INSTANCEID
110 * Make note of a branch to a label in the TGSI code.
111 * After we've emitted all instructions, we'll go over the list
112 * of labels built here and patch the TGSI code with the actual
113 * location of each label.
115 static unsigned *get_label( struct st_translate
*t
,
116 unsigned branch_target
)
120 if (t
->labels_count
+ 1 >= t
->labels_size
) {
121 t
->labels_size
= 1 << (util_logbase2(t
->labels_size
) + 1);
122 t
->labels
= realloc(t
->labels
, t
->labels_size
* sizeof t
->labels
[0]);
123 if (t
->labels
== NULL
) {
124 static unsigned dummy
;
130 i
= t
->labels_count
++;
131 t
->labels
[i
].branch_target
= branch_target
;
132 return &t
->labels
[i
].token
;
137 * Called prior to emitting the TGSI code for each Mesa instruction.
138 * Allocate additional space for instructions if needed.
139 * Update the insn[] array so the next Mesa instruction points to
140 * the next TGSI instruction.
142 static void set_insn_start( struct st_translate
*t
,
145 if (t
->insn_count
+ 1 >= t
->insn_size
) {
146 t
->insn_size
= 1 << (util_logbase2(t
->insn_size
) + 1);
147 t
->insn
= realloc(t
->insn
, t
->insn_size
* sizeof t
->insn
[0]);
148 if (t
->insn
== NULL
) {
154 t
->insn
[t
->insn_count
++] = start
;
159 * Map a Mesa dst register to a TGSI ureg_dst register.
161 static struct ureg_dst
162 dst_register( struct st_translate
*t
,
163 gl_register_file file
,
167 case PROGRAM_UNDEFINED
:
168 return ureg_dst_undef();
170 case PROGRAM_TEMPORARY
:
171 if (ureg_dst_is_undef(t
->temps
[index
]))
172 t
->temps
[index
] = ureg_DECL_temporary( t
->ureg
);
174 return t
->temps
[index
];
177 if (t
->procType
== TGSI_PROCESSOR_VERTEX
)
178 assert(index
< VERT_RESULT_MAX
);
179 else if (t
->procType
== TGSI_PROCESSOR_FRAGMENT
)
180 assert(index
< FRAG_RESULT_MAX
);
182 assert(index
< GEOM_RESULT_MAX
);
184 assert(t
->outputMapping
[index
] < Elements(t
->outputs
));
186 return t
->outputs
[t
->outputMapping
[index
]];
188 case PROGRAM_ADDRESS
:
189 return t
->address
[index
];
193 return ureg_dst_undef();
199 * Map a Mesa src register to a TGSI ureg_src register.
201 static struct ureg_src
202 src_register( struct st_translate
*t
,
203 gl_register_file file
,
207 case PROGRAM_UNDEFINED
:
208 return ureg_src_undef();
210 case PROGRAM_TEMPORARY
:
212 assert(index
< Elements(t
->temps
));
213 if (ureg_dst_is_undef(t
->temps
[index
]))
214 t
->temps
[index
] = ureg_DECL_temporary( t
->ureg
);
215 return ureg_src(t
->temps
[index
]);
217 case PROGRAM_ENV_PARAM
:
218 case PROGRAM_LOCAL_PARAM
:
219 case PROGRAM_UNIFORM
:
221 return t
->constants
[index
];
222 case PROGRAM_STATE_VAR
:
223 case PROGRAM_CONSTANT
: /* ie, immediate */
225 return ureg_DECL_constant( t
->ureg
, 0 );
227 return t
->constants
[index
];
230 assert(t
->inputMapping
[index
] < Elements(t
->inputs
));
231 return t
->inputs
[t
->inputMapping
[index
]];
234 assert(t
->outputMapping
[index
] < Elements(t
->outputs
));
235 return ureg_src(t
->outputs
[t
->outputMapping
[index
]]); /* not needed? */
237 case PROGRAM_ADDRESS
:
238 return ureg_src(t
->address
[index
]);
240 case PROGRAM_SYSTEM_VALUE
:
241 assert(index
< Elements(t
->systemValues
));
242 return t
->systemValues
[index
];
246 return ureg_src_undef();
252 * Map mesa texture target to TGSI texture target.
255 st_translate_texture_target( GLuint textarget
,
259 switch( textarget
) {
260 case TEXTURE_1D_INDEX
: return TGSI_TEXTURE_SHADOW1D
;
261 case TEXTURE_2D_INDEX
: return TGSI_TEXTURE_SHADOW2D
;
262 case TEXTURE_RECT_INDEX
: return TGSI_TEXTURE_SHADOWRECT
;
263 case TEXTURE_1D_ARRAY_INDEX
: return TGSI_TEXTURE_SHADOW1D_ARRAY
;
264 case TEXTURE_2D_ARRAY_INDEX
: return TGSI_TEXTURE_SHADOW2D_ARRAY
;
265 case TEXTURE_CUBE_INDEX
: return TGSI_TEXTURE_SHADOWCUBE
;
270 switch( textarget
) {
271 case TEXTURE_1D_INDEX
: return TGSI_TEXTURE_1D
;
272 case TEXTURE_2D_INDEX
: return TGSI_TEXTURE_2D
;
273 case TEXTURE_3D_INDEX
: return TGSI_TEXTURE_3D
;
274 case TEXTURE_CUBE_INDEX
: return TGSI_TEXTURE_CUBE
;
275 case TEXTURE_RECT_INDEX
: return TGSI_TEXTURE_RECT
;
276 case TEXTURE_1D_ARRAY_INDEX
: return TGSI_TEXTURE_1D_ARRAY
;
277 case TEXTURE_2D_ARRAY_INDEX
: return TGSI_TEXTURE_2D_ARRAY
;
278 case TEXTURE_EXTERNAL_INDEX
: return TGSI_TEXTURE_2D
;
281 return TGSI_TEXTURE_1D
;
287 * Create a TGSI ureg_dst register from a Mesa dest register.
289 static struct ureg_dst
290 translate_dst( struct st_translate
*t
,
291 const struct prog_dst_register
*DstReg
,
295 struct ureg_dst dst
= dst_register( t
,
299 dst
= ureg_writemask( dst
,
303 dst
= ureg_saturate( dst
);
304 else if (clamp_color
&& DstReg
->File
== PROGRAM_OUTPUT
) {
305 /* Clamp colors for ARB_color_buffer_float. */
306 switch (t
->procType
) {
307 case TGSI_PROCESSOR_VERTEX
:
308 /* XXX if the geometry shader is present, this must be done there
309 * instead of here. */
310 if (DstReg
->Index
== VERT_RESULT_COL0
||
311 DstReg
->Index
== VERT_RESULT_COL1
||
312 DstReg
->Index
== VERT_RESULT_BFC0
||
313 DstReg
->Index
== VERT_RESULT_BFC1
) {
314 dst
= ureg_saturate(dst
);
318 case TGSI_PROCESSOR_FRAGMENT
:
319 if (DstReg
->Index
>= FRAG_RESULT_COLOR
) {
320 dst
= ureg_saturate(dst
);
327 dst
= ureg_dst_indirect( dst
, ureg_src(t
->address
[0]) );
334 * Create a TGSI ureg_src register from a Mesa src register.
336 static struct ureg_src
337 translate_src( struct st_translate
*t
,
338 const struct prog_src_register
*SrcReg
)
340 struct ureg_src src
= src_register( t
, SrcReg
->File
, SrcReg
->Index
);
342 if (t
->procType
== TGSI_PROCESSOR_GEOMETRY
&& SrcReg
->HasIndex2
) {
343 src
= src_register( t
, SrcReg
->File
, SrcReg
->Index2
);
344 if (SrcReg
->RelAddr2
)
345 src
= ureg_src_dimension_indirect( src
, ureg_src(t
->address
[0]),
348 src
= ureg_src_dimension( src
, SrcReg
->Index
);
351 src
= ureg_swizzle( src
,
352 GET_SWZ( SrcReg
->Swizzle
, 0 ) & 0x3,
353 GET_SWZ( SrcReg
->Swizzle
, 1 ) & 0x3,
354 GET_SWZ( SrcReg
->Swizzle
, 2 ) & 0x3,
355 GET_SWZ( SrcReg
->Swizzle
, 3 ) & 0x3);
357 if (SrcReg
->Negate
== NEGATE_XYZW
)
358 src
= ureg_negate(src
);
363 if (SrcReg
->RelAddr
) {
364 src
= ureg_src_indirect( src
, ureg_src(t
->address
[0]));
365 if (SrcReg
->File
!= PROGRAM_INPUT
&&
366 SrcReg
->File
!= PROGRAM_OUTPUT
) {
367 /* If SrcReg->Index was negative, it was set to zero in
368 * src_register(). Reassign it now. But don't do this
369 * for input/output regs since they get remapped while
370 * const buffers don't.
372 src
.Index
= SrcReg
->Index
;
380 static struct ureg_src
swizzle_4v( struct ureg_src src
,
381 const unsigned *swz
)
383 return ureg_swizzle( src
, swz
[0], swz
[1], swz
[2], swz
[3] );
388 * Translate a SWZ instruction into a MOV, MUL or MAD instruction. EG:
394 * MAD dst {1,-1,0,0}, src.xyxx, {0,0,1,0}
396 static void emit_swz( struct st_translate
*t
,
398 const struct prog_src_register
*SrcReg
)
400 struct ureg_program
*ureg
= t
->ureg
;
401 struct ureg_src src
= src_register( t
, SrcReg
->File
, SrcReg
->Index
);
403 unsigned negate_mask
= SrcReg
->Negate
;
405 unsigned one_mask
= ((GET_SWZ(SrcReg
->Swizzle
, 0) == SWIZZLE_ONE
) << 0 |
406 (GET_SWZ(SrcReg
->Swizzle
, 1) == SWIZZLE_ONE
) << 1 |
407 (GET_SWZ(SrcReg
->Swizzle
, 2) == SWIZZLE_ONE
) << 2 |
408 (GET_SWZ(SrcReg
->Swizzle
, 3) == SWIZZLE_ONE
) << 3);
410 unsigned zero_mask
= ((GET_SWZ(SrcReg
->Swizzle
, 0) == SWIZZLE_ZERO
) << 0 |
411 (GET_SWZ(SrcReg
->Swizzle
, 1) == SWIZZLE_ZERO
) << 1 |
412 (GET_SWZ(SrcReg
->Swizzle
, 2) == SWIZZLE_ZERO
) << 2 |
413 (GET_SWZ(SrcReg
->Swizzle
, 3) == SWIZZLE_ZERO
) << 3);
415 unsigned negative_one_mask
= one_mask
& negate_mask
;
416 unsigned positive_one_mask
= one_mask
& ~negate_mask
;
420 unsigned mul_swizzle
[4] = {0,0,0,0};
421 unsigned add_swizzle
[4] = {0,0,0,0};
422 unsigned src_swizzle
[4] = {0,0,0,0};
423 boolean need_add
= FALSE
;
424 boolean need_mul
= FALSE
;
426 if (dst
.WriteMask
== 0)
429 /* Is this just a MOV?
431 if (zero_mask
== 0 &&
433 (negate_mask
== 0 || negate_mask
== TGSI_WRITEMASK_XYZW
))
435 ureg_MOV( ureg
, dst
, translate_src( t
, SrcReg
));
441 #define IMM_NEG_ONE 2
443 imm
= ureg_imm3f( ureg
, 0, 1, -1 );
445 for (i
= 0; i
< 4; i
++) {
446 unsigned bit
= 1 << i
;
448 if (dst
.WriteMask
& bit
) {
449 if (positive_one_mask
& bit
) {
450 mul_swizzle
[i
] = IMM_ZERO
;
451 add_swizzle
[i
] = IMM_ONE
;
454 else if (negative_one_mask
& bit
) {
455 mul_swizzle
[i
] = IMM_ZERO
;
456 add_swizzle
[i
] = IMM_NEG_ONE
;
459 else if (zero_mask
& bit
) {
460 mul_swizzle
[i
] = IMM_ZERO
;
461 add_swizzle
[i
] = IMM_ZERO
;
465 add_swizzle
[i
] = IMM_ZERO
;
466 src_swizzle
[i
] = GET_SWZ(SrcReg
->Swizzle
, i
);
468 if (negate_mask
& bit
) {
469 mul_swizzle
[i
] = IMM_NEG_ONE
;
472 mul_swizzle
[i
] = IMM_ONE
;
478 if (need_mul
&& need_add
) {
481 swizzle_4v( src
, src_swizzle
),
482 swizzle_4v( imm
, mul_swizzle
),
483 swizzle_4v( imm
, add_swizzle
) );
488 swizzle_4v( src
, src_swizzle
),
489 swizzle_4v( imm
, mul_swizzle
) );
494 swizzle_4v( imm
, add_swizzle
) );
507 * Negate the value of DDY to match GL semantics where (0,0) is the
508 * lower-left corner of the window.
509 * Note that the GL_ARB_fragment_coord_conventions extension will
510 * effect this someday.
512 static void emit_ddy( struct st_translate
*t
,
514 const struct prog_src_register
*SrcReg
)
516 struct ureg_program
*ureg
= t
->ureg
;
517 struct ureg_src src
= translate_src( t
, SrcReg
);
518 src
= ureg_negate( src
);
519 ureg_DDY( ureg
, dst
, src
);
525 translate_opcode( unsigned op
)
529 return TGSI_OPCODE_ARL
;
531 return TGSI_OPCODE_ABS
;
533 return TGSI_OPCODE_ADD
;
535 return TGSI_OPCODE_BGNLOOP
;
537 return TGSI_OPCODE_BGNSUB
;
539 return TGSI_OPCODE_BRK
;
541 return TGSI_OPCODE_CAL
;
543 return TGSI_OPCODE_CMP
;
545 return TGSI_OPCODE_CONT
;
547 return TGSI_OPCODE_COS
;
549 return TGSI_OPCODE_DDX
;
551 return TGSI_OPCODE_DDY
;
553 return TGSI_OPCODE_DP2
;
555 return TGSI_OPCODE_DP2A
;
557 return TGSI_OPCODE_DP3
;
559 return TGSI_OPCODE_DP4
;
561 return TGSI_OPCODE_DPH
;
563 return TGSI_OPCODE_DST
;
565 return TGSI_OPCODE_ELSE
;
566 case OPCODE_EMIT_VERTEX
:
567 return TGSI_OPCODE_EMIT
;
568 case OPCODE_END_PRIMITIVE
:
569 return TGSI_OPCODE_ENDPRIM
;
571 return TGSI_OPCODE_ENDIF
;
573 return TGSI_OPCODE_ENDLOOP
;
575 return TGSI_OPCODE_ENDSUB
;
577 return TGSI_OPCODE_EX2
;
579 return TGSI_OPCODE_EXP
;
581 return TGSI_OPCODE_FLR
;
583 return TGSI_OPCODE_FRC
;
585 return TGSI_OPCODE_IF
;
587 return TGSI_OPCODE_TRUNC
;
589 return TGSI_OPCODE_KIL
;
591 return TGSI_OPCODE_KILP
;
593 return TGSI_OPCODE_LG2
;
595 return TGSI_OPCODE_LOG
;
597 return TGSI_OPCODE_LIT
;
599 return TGSI_OPCODE_LRP
;
601 return TGSI_OPCODE_MAD
;
603 return TGSI_OPCODE_MAX
;
605 return TGSI_OPCODE_MIN
;
607 return TGSI_OPCODE_MOV
;
609 return TGSI_OPCODE_MUL
;
611 return TGSI_OPCODE_NOP
;
613 return TGSI_OPCODE_NRM
;
615 return TGSI_OPCODE_NRM4
;
617 return TGSI_OPCODE_POW
;
619 return TGSI_OPCODE_RCP
;
621 return TGSI_OPCODE_RET
;
623 return TGSI_OPCODE_RSQ
;
625 return TGSI_OPCODE_SCS
;
627 return TGSI_OPCODE_SEQ
;
629 return TGSI_OPCODE_SGE
;
631 return TGSI_OPCODE_SGT
;
633 return TGSI_OPCODE_SIN
;
635 return TGSI_OPCODE_SLE
;
637 return TGSI_OPCODE_SLT
;
639 return TGSI_OPCODE_SNE
;
641 return TGSI_OPCODE_SSG
;
643 return TGSI_OPCODE_SUB
;
645 return TGSI_OPCODE_TEX
;
647 return TGSI_OPCODE_TXB
;
649 return TGSI_OPCODE_TXD
;
651 return TGSI_OPCODE_TXL
;
653 return TGSI_OPCODE_TXP
;
655 return TGSI_OPCODE_XPD
;
657 return TGSI_OPCODE_END
;
660 return TGSI_OPCODE_NOP
;
667 struct st_translate
*t
,
668 const struct prog_instruction
*inst
,
669 boolean clamp_dst_color_output
)
671 struct ureg_program
*ureg
= t
->ureg
;
673 struct ureg_dst dst
[1] = { { 0 } };
674 struct ureg_src src
[4];
678 num_dst
= _mesa_num_inst_dst_regs( inst
->Opcode
);
679 num_src
= _mesa_num_inst_src_regs( inst
->Opcode
);
682 dst
[0] = translate_dst( t
,
685 clamp_dst_color_output
);
687 for (i
= 0; i
< num_src
; i
++)
688 src
[i
] = translate_src( t
, &inst
->SrcReg
[i
] );
690 switch( inst
->Opcode
) {
692 emit_swz( t
, dst
[0], &inst
->SrcReg
[0] );
700 debug_assert(num_dst
== 0);
701 ureg_label_insn( ureg
,
702 translate_opcode( inst
->Opcode
),
704 get_label( t
, inst
->BranchTarget
));
712 src
[num_src
++] = t
->samplers
[inst
->TexSrcUnit
];
714 translate_opcode( inst
->Opcode
),
716 st_translate_texture_target( inst
->TexSrcTarget
,
723 dst
[0] = ureg_writemask(dst
[0], TGSI_WRITEMASK_XY
);
725 translate_opcode( inst
->Opcode
),
731 dst
[0] = ureg_writemask(dst
[0], TGSI_WRITEMASK_XYZ
);
733 translate_opcode( inst
->Opcode
),
742 /* At some point, a motivated person could add a better
743 * implementation of noise. Currently not even the nvidia
744 * binary drivers do anything more than this. In any case, the
745 * place to do this is in the GL state tracker, not the poor
748 ureg_MOV( ureg
, dst
[0], ureg_imm1f(ureg
, 0.5) );
752 emit_ddy( t
, dst
[0], &inst
->SrcReg
[0] );
757 translate_opcode( inst
->Opcode
),
766 * Emit the TGSI instructions for inverting and adjusting WPOS.
767 * This code is unavoidable because it also depends on whether
768 * a FBO is bound (STATE_FB_WPOS_Y_TRANSFORM).
771 emit_wpos_adjustment( struct st_translate
*t
,
772 const struct gl_program
*program
,
774 GLfloat adjX
, GLfloat adjY
[2])
776 struct ureg_program
*ureg
= t
->ureg
;
778 /* Fragment program uses fragment position input.
779 * Need to replace instances of INPUT[WPOS] with temp T
780 * where T = INPUT[WPOS] by y is inverted.
782 static const gl_state_index wposTransformState
[STATE_LENGTH
]
783 = { STATE_INTERNAL
, STATE_FB_WPOS_Y_TRANSFORM
, 0, 0, 0 };
785 /* XXX: note we are modifying the incoming shader here! Need to
786 * do this before emitting the constant decls below, or this
789 unsigned wposTransConst
= _mesa_add_state_reference(program
->Parameters
,
792 struct ureg_src wpostrans
= ureg_DECL_constant( ureg
, wposTransConst
);
793 struct ureg_dst wpos_temp
= ureg_DECL_temporary( ureg
);
794 struct ureg_src wpos_input
= t
->inputs
[t
->inputMapping
[FRAG_ATTRIB_WPOS
]];
796 /* First, apply the coordinate shift: */
797 if (adjX
|| adjY
[0] || adjY
[1]) {
798 if (adjY
[0] != adjY
[1]) {
799 /* Adjust the y coordinate by adjY[1] or adjY[0] respectively
800 * depending on whether inversion is actually going to be applied
801 * or not, which is determined by testing against the inversion
802 * state variable used below, which will be either +1 or -1.
804 struct ureg_dst adj_temp
= ureg_DECL_temporary(ureg
);
806 ureg_CMP(ureg
, adj_temp
,
807 ureg_scalar(wpostrans
, invert
? 2 : 0),
808 ureg_imm4f(ureg
, adjX
, adjY
[0], 0.0f
, 0.0f
),
809 ureg_imm4f(ureg
, adjX
, adjY
[1], 0.0f
, 0.0f
));
810 ureg_ADD(ureg
, wpos_temp
, wpos_input
, ureg_src(adj_temp
));
812 ureg_ADD(ureg
, wpos_temp
, wpos_input
,
813 ureg_imm4f(ureg
, adjX
, adjY
[0], 0.0f
, 0.0f
));
815 wpos_input
= ureg_src(wpos_temp
);
817 /* MOV wpos_temp, input[wpos]
819 ureg_MOV( ureg
, wpos_temp
, wpos_input
);
822 /* Now the conditional y flip: STATE_FB_WPOS_Y_TRANSFORM.xy/zw will be
823 * inversion/identity, or the other way around if we're drawing to an FBO.
826 /* MAD wpos_temp.y, wpos_input, wpostrans.xxxx, wpostrans.yyyy
829 ureg_writemask(wpos_temp
, TGSI_WRITEMASK_Y
),
831 ureg_scalar(wpostrans
, 0),
832 ureg_scalar(wpostrans
, 1));
834 /* MAD wpos_temp.y, wpos_input, wpostrans.zzzz, wpostrans.wwww
837 ureg_writemask(wpos_temp
, TGSI_WRITEMASK_Y
),
839 ureg_scalar(wpostrans
, 2),
840 ureg_scalar(wpostrans
, 3));
843 /* Use wpos_temp as position input from here on:
845 t
->inputs
[t
->inputMapping
[FRAG_ATTRIB_WPOS
]] = ureg_src(wpos_temp
);
850 * Emit fragment position/ooordinate code.
853 emit_wpos(struct st_context
*st
,
854 struct st_translate
*t
,
855 const struct gl_program
*program
,
856 struct ureg_program
*ureg
)
858 const struct gl_fragment_program
*fp
=
859 (const struct gl_fragment_program
*) program
;
860 struct pipe_screen
*pscreen
= st
->pipe
->screen
;
862 GLfloat adjY
[2] = { 0.0f
, 0.0f
};
863 boolean invert
= FALSE
;
865 /* Query the pixel center conventions supported by the pipe driver and set
866 * adjX, adjY to help out if it cannot handle the requested one internally.
868 * The bias of the y-coordinate depends on whether y-inversion takes place
869 * (adjY[1]) or not (adjY[0]), which is in turn dependent on whether we are
870 * drawing to an FBO (causes additional inversion), and whether the the pipe
871 * driver origin and the requested origin differ (the latter condition is
872 * stored in the 'invert' variable).
874 * For height = 100 (i = integer, h = half-integer, l = lower, u = upper):
881 * l,i -> u,i: ( 0.0 + 1.0) * -1 + 100 = 99
882 * l,h -> u,h: ( 0.5 + 0.0) * -1 + 100 = 99.5
883 * u,i -> l,i: (99.0 + 1.0) * -1 + 100 = 0
884 * u,h -> l,h: (99.5 + 0.0) * -1 + 100 = 0.5
886 * inversion and center shift:
887 * l,i -> u,h: ( 0.0 + 0.5) * -1 + 100 = 99.5
888 * l,h -> u,i: ( 0.5 + 0.5) * -1 + 100 = 99
889 * u,i -> l,h: (99.0 + 0.5) * -1 + 100 = 0.5
890 * u,h -> l,i: (99.5 + 0.5) * -1 + 100 = 0
892 if (fp
->OriginUpperLeft
) {
893 /* Fragment shader wants origin in upper-left */
894 if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT
)) {
895 /* the driver supports upper-left origin */
897 else if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT
)) {
898 /* the driver supports lower-left origin, need to invert Y */
899 ureg_property_fs_coord_origin(ureg
, TGSI_FS_COORD_ORIGIN_LOWER_LEFT
);
906 /* Fragment shader wants origin in lower-left */
907 if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT
))
908 /* the driver supports lower-left origin */
909 ureg_property_fs_coord_origin(ureg
, TGSI_FS_COORD_ORIGIN_LOWER_LEFT
);
910 else if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT
))
911 /* the driver supports upper-left origin, need to invert Y */
917 if (fp
->PixelCenterInteger
) {
918 /* Fragment shader wants pixel center integer */
919 if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER
)) {
920 /* the driver supports pixel center integer */
922 ureg_property_fs_coord_pixel_center(ureg
, TGSI_FS_COORD_PIXEL_CENTER_INTEGER
);
924 else if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER
)) {
925 /* the driver supports pixel center half integer, need to bias X,Y */
934 /* Fragment shader wants pixel center half integer */
935 if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER
)) {
936 /* the driver supports pixel center half integer */
938 else if (pscreen
->get_param(pscreen
, PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER
)) {
939 /* the driver supports pixel center integer, need to bias X,Y */
940 adjX
= adjY
[0] = adjY
[1] = 0.5f
;
941 ureg_property_fs_coord_pixel_center(ureg
, TGSI_FS_COORD_PIXEL_CENTER_INTEGER
);
947 /* we invert after adjustment so that we avoid the MOV to temporary,
948 * and reuse the adjustment ADD instead */
949 emit_wpos_adjustment(t
, program
, invert
, adjX
, adjY
);
954 * OpenGL's fragment gl_FrontFace input is 1 for front-facing, 0 for back.
955 * TGSI uses +1 for front, -1 for back.
956 * This function converts the TGSI value to the GL value. Simply clamping/
957 * saturating the value to [0,1] does the job.
960 emit_face_var( struct st_translate
*t
,
961 const struct gl_program
*program
)
963 struct ureg_program
*ureg
= t
->ureg
;
964 struct ureg_dst face_temp
= ureg_DECL_temporary( ureg
);
965 struct ureg_src face_input
= t
->inputs
[t
->inputMapping
[FRAG_ATTRIB_FACE
]];
967 /* MOV_SAT face_temp, input[face]
969 face_temp
= ureg_saturate( face_temp
);
970 ureg_MOV( ureg
, face_temp
, face_input
);
972 /* Use face_temp as face input from here on:
974 t
->inputs
[t
->inputMapping
[FRAG_ATTRIB_FACE
]] = ureg_src(face_temp
);
979 emit_edgeflags( struct st_translate
*t
,
980 const struct gl_program
*program
)
982 struct ureg_program
*ureg
= t
->ureg
;
983 struct ureg_dst edge_dst
= t
->outputs
[t
->outputMapping
[VERT_RESULT_EDGE
]];
984 struct ureg_src edge_src
= t
->inputs
[t
->inputMapping
[VERT_ATTRIB_EDGEFLAG
]];
986 ureg_MOV( ureg
, edge_dst
, edge_src
);
991 * Translate Mesa program to TGSI format.
992 * \param program the program to translate
993 * \param numInputs number of input registers used
994 * \param inputMapping maps Mesa fragment program inputs to TGSI generic
996 * \param inputSemanticName the TGSI_SEMANTIC flag for each input
997 * \param inputSemanticIndex the semantic index (ex: which texcoord) for
999 * \param interpMode the TGSI_INTERPOLATE_LINEAR/PERSP mode for each input
1000 * \param numOutputs number of output registers used
1001 * \param outputMapping maps Mesa fragment program outputs to TGSI
1003 * \param outputSemanticName the TGSI_SEMANTIC flag for each output
1004 * \param outputSemanticIndex the semantic index (ex: which texcoord) for
1007 * \return PIPE_OK or PIPE_ERROR_OUT_OF_MEMORY
1010 st_translate_mesa_program(
1011 struct gl_context
*ctx
,
1013 struct ureg_program
*ureg
,
1014 const struct gl_program
*program
,
1016 const GLuint inputMapping
[],
1017 const ubyte inputSemanticName
[],
1018 const ubyte inputSemanticIndex
[],
1019 const GLuint interpMode
[],
1021 const GLuint outputMapping
[],
1022 const ubyte outputSemanticName
[],
1023 const ubyte outputSemanticIndex
[],
1024 boolean passthrough_edgeflags
,
1025 boolean clamp_color
)
1027 struct st_translate translate
, *t
;
1029 enum pipe_error ret
= PIPE_OK
;
1031 assert(numInputs
<= Elements(t
->inputs
));
1032 assert(numOutputs
<= Elements(t
->outputs
));
1035 memset(t
, 0, sizeof *t
);
1037 t
->procType
= procType
;
1038 t
->inputMapping
= inputMapping
;
1039 t
->outputMapping
= outputMapping
;
1042 /*_mesa_print_program(program);*/
1045 * Declare input attributes.
1047 if (procType
== TGSI_PROCESSOR_FRAGMENT
) {
1048 for (i
= 0; i
< numInputs
; i
++) {
1049 t
->inputs
[i
] = ureg_DECL_fs_input(ureg
,
1050 inputSemanticName
[i
],
1051 inputSemanticIndex
[i
],
1055 if (program
->InputsRead
& FRAG_BIT_WPOS
) {
1056 /* Must do this after setting up t->inputs, and before
1057 * emitting constant references, below:
1059 emit_wpos(st_context(ctx
), t
, program
, ureg
);
1062 if (program
->InputsRead
& FRAG_BIT_FACE
) {
1063 emit_face_var( t
, program
);
1067 * Declare output attributes.
1069 for (i
= 0; i
< numOutputs
; i
++) {
1070 switch (outputSemanticName
[i
]) {
1071 case TGSI_SEMANTIC_POSITION
:
1072 t
->outputs
[i
] = ureg_DECL_output( ureg
,
1073 TGSI_SEMANTIC_POSITION
, /* Z / Depth */
1074 outputSemanticIndex
[i
] );
1076 t
->outputs
[i
] = ureg_writemask( t
->outputs
[i
],
1079 case TGSI_SEMANTIC_STENCIL
:
1080 t
->outputs
[i
] = ureg_DECL_output( ureg
,
1081 TGSI_SEMANTIC_STENCIL
, /* Stencil */
1082 outputSemanticIndex
[i
] );
1083 t
->outputs
[i
] = ureg_writemask( t
->outputs
[i
],
1086 case TGSI_SEMANTIC_COLOR
:
1087 t
->outputs
[i
] = ureg_DECL_output( ureg
,
1088 TGSI_SEMANTIC_COLOR
,
1089 outputSemanticIndex
[i
] );
1097 else if (procType
== TGSI_PROCESSOR_GEOMETRY
) {
1098 for (i
= 0; i
< numInputs
; i
++) {
1099 t
->inputs
[i
] = ureg_DECL_gs_input(ureg
,
1101 inputSemanticName
[i
],
1102 inputSemanticIndex
[i
]);
1105 for (i
= 0; i
< numOutputs
; i
++) {
1106 t
->outputs
[i
] = ureg_DECL_output( ureg
,
1107 outputSemanticName
[i
],
1108 outputSemanticIndex
[i
] );
1112 assert(procType
== TGSI_PROCESSOR_VERTEX
);
1114 for (i
= 0; i
< numInputs
; i
++) {
1115 t
->inputs
[i
] = ureg_DECL_vs_input(ureg
, i
);
1118 for (i
= 0; i
< numOutputs
; i
++) {
1119 t
->outputs
[i
] = ureg_DECL_output( ureg
,
1120 outputSemanticName
[i
],
1121 outputSemanticIndex
[i
] );
1123 if (passthrough_edgeflags
)
1124 emit_edgeflags( t
, program
);
1127 /* Declare address register.
1129 if (program
->NumAddressRegs
> 0) {
1130 debug_assert( program
->NumAddressRegs
== 1 );
1131 t
->address
[0] = ureg_DECL_address( ureg
);
1134 /* Declare misc input registers
1137 GLbitfield sysInputs
= program
->SystemValuesRead
;
1138 unsigned numSys
= 0;
1139 for (i
= 0; sysInputs
; i
++) {
1140 if (sysInputs
& (1 << i
)) {
1141 unsigned semName
= mesa_sysval_to_semantic
[i
];
1142 t
->systemValues
[i
] = ureg_DECL_system_value(ureg
, numSys
, semName
, 0);
1143 if (semName
== TGSI_SEMANTIC_INSTANCEID
||
1144 semName
== TGSI_SEMANTIC_VERTEXID
) {
1145 /* From Gallium perspective, these system values are always
1146 * integer, and require native integer support. However, if
1147 * native integer is supported on the vertex stage but not the
1148 * pixel stage (e.g, i915g + draw), Mesa will generate IR that
1149 * assumes these system values are floats. To resolve the
1150 * inconsistency, we insert a U2F.
1152 struct st_context
*st
= st_context(ctx
);
1153 struct pipe_screen
*pscreen
= st
->pipe
->screen
;
1154 assert(procType
== TGSI_PROCESSOR_VERTEX
);
1155 assert(pscreen
->get_shader_param(pscreen
, PIPE_SHADER_VERTEX
, PIPE_SHADER_CAP_INTEGERS
));
1156 (void) pscreen
; /* silence non-debug build warnings */
1157 if (!ctx
->Const
.NativeIntegers
) {
1158 struct ureg_dst temp
= ureg_DECL_local_temporary(t
->ureg
);
1159 ureg_U2F( t
->ureg
, ureg_writemask(temp
, TGSI_WRITEMASK_X
), t
->systemValues
[i
]);
1160 t
->systemValues
[i
] = ureg_scalar(ureg_src(temp
), 0);
1164 sysInputs
&= ~(1 << i
);
1169 if (program
->IndirectRegisterFiles
& (1 << PROGRAM_TEMPORARY
)) {
1170 /* If temps are accessed with indirect addressing, declare temporaries
1171 * in sequential order. Else, we declare them on demand elsewhere.
1173 for (i
= 0; i
< program
->NumTemporaries
; i
++) {
1174 /* XXX use TGSI_FILE_TEMPORARY_ARRAY when it's supported by ureg */
1175 t
->temps
[i
] = ureg_DECL_temporary( t
->ureg
);
1179 /* Emit constants and immediates. Mesa uses a single index space
1180 * for these, so we put all the translated regs in t->constants.
1182 if (program
->Parameters
) {
1183 t
->constants
= calloc( program
->Parameters
->NumParameters
,
1184 sizeof t
->constants
[0] );
1185 if (t
->constants
== NULL
) {
1186 ret
= PIPE_ERROR_OUT_OF_MEMORY
;
1190 for (i
= 0; i
< program
->Parameters
->NumParameters
; i
++) {
1191 switch (program
->Parameters
->Parameters
[i
].Type
) {
1192 case PROGRAM_ENV_PARAM
:
1193 case PROGRAM_LOCAL_PARAM
:
1194 case PROGRAM_STATE_VAR
:
1195 case PROGRAM_UNIFORM
:
1196 t
->constants
[i
] = ureg_DECL_constant( ureg
, i
);
1199 /* Emit immediates only when there's no indirect addressing of
1201 * FIXME: Be smarter and recognize param arrays:
1202 * indirect addressing is only valid within the referenced
1205 case PROGRAM_CONSTANT
:
1206 if (program
->IndirectRegisterFiles
& PROGRAM_ANY_CONST
)
1207 t
->constants
[i
] = ureg_DECL_constant( ureg
, i
);
1210 ureg_DECL_immediate( ureg
,
1211 (const float*) program
->Parameters
->ParameterValues
[i
],
1220 /* texture samplers */
1221 for (i
= 0; i
< ctx
->Const
.MaxTextureImageUnits
; i
++) {
1222 if (program
->SamplersUsed
& (1 << i
)) {
1223 t
->samplers
[i
] = ureg_DECL_sampler( ureg
, i
);
1227 /* Emit each instruction in turn:
1229 for (i
= 0; i
< program
->NumInstructions
; i
++) {
1230 set_insn_start( t
, ureg_get_instruction_number( ureg
));
1231 compile_instruction( t
, &program
->Instructions
[i
], clamp_color
);
1234 /* Fix up all emitted labels:
1236 for (i
= 0; i
< t
->labels_count
; i
++) {
1237 ureg_fixup_label( ureg
,
1239 t
->insn
[t
->labels
[i
].branch_target
] );
1248 debug_printf("%s: translate error flag set\n", __FUNCTION__
);
1256 * Tokens cannot be free with free otherwise the builtin gallium
1257 * malloc debugging will get confused.
1260 st_free_tokens(const struct tgsi_token
*tokens
)
1262 free((void *)tokens
);