projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
pan/bit: Add IMATH packing tests
[mesa.git] / src / panfrost / bifrost / disassemble.c
1 /*
2 * Copyright (C) 2019 Connor Abbott <cwabbott0@gmail.com>
3 * Copyright (C) 2019 Lyude Paul <thatslyude@gmail.com>
4 * Copyright (C) 2019 Ryan Houdek <Sonicadvance1@gmail.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
23 * SOFTWARE.
24 */
25
26 #include <stdbool.h>
27 #include <stdio.h>
28 #include <stdint.h>
29 #include <assert.h>
30 #include <inttypes.h>
31 #include <string.h>
32
33 #include "bifrost.h"
34 #include "disassemble.h"
35 #include "bi_print.h"
36 #include "util/macros.h"
37
38 // return bits (high, lo]
39 static uint64_t bits(uint32_t word, unsigned lo, unsigned high)
40 {
41 if (high == 32)
42 return word >> lo;
43 return (word & ((1 << high) - 1)) >> lo;
44 }
45
46 // each of these structs represents an instruction that's dispatched in one
47 // cycle. Note that these instructions are packed in funny ways within the
48 // clause, hence the need for a separate struct.
49 struct bifrost_alu_inst {
50 uint32_t fma_bits;
51 uint32_t add_bits;
52 uint64_t reg_bits;
53 };
54
55 static unsigned get_reg0(struct bifrost_regs regs)
56 {
57 if (regs.ctrl == 0)
58 return regs.reg0 | ((regs.reg1 & 0x1) << 5);
59
60 return regs.reg0 <= regs.reg1 ? regs.reg0 : 63 - regs.reg0;
61 }
62
63 static unsigned get_reg1(struct bifrost_regs regs)
64 {
65 return regs.reg0 <= regs.reg1 ? regs.reg1 : 63 - regs.reg1;
66 }
67
68 // this represents the decoded version of the ctrl register field.
69 struct bifrost_reg_ctrl {
70 bool read_reg0;
71 bool read_reg1;
72 bool read_reg3;
73 enum bifrost_reg_write_unit fma_write_unit;
74 enum bifrost_reg_write_unit add_write_unit;
75 bool clause_start;
76 };
77
78 enum fma_src_type {
79 FMA_ONE_SRC,
80 FMA_TWO_SRC,
81 FMA_FADD,
82 FMA_FMINMAX,
83 FMA_FADD16,
84 FMA_FMINMAX16,
85 FMA_FCMP,
86 FMA_FCMP16,
87 FMA_THREE_SRC,
88 FMA_SHIFT,
89 FMA_FMA,
90 FMA_FMA16,
91 FMA_CSEL4,
92 FMA_FMA_MSCALE,
93 FMA_SHIFT_ADD64,
94 };
95
96 struct fma_op_info {
97 bool extended;
98 unsigned op;
99 char name[30];
100 enum fma_src_type src_type;
101 };
102
103 enum add_src_type {
104 ADD_ONE_SRC,
105 ADD_TWO_SRC,
106 ADD_FADD,
107 ADD_FMINMAX,
108 ADD_FADD16,
109 ADD_FMINMAX16,
110 ADD_THREE_SRC,
111 ADD_SHIFT,
112 ADD_FADDMscale,
113 ADD_FCMP,
114 ADD_FCMP16,
115 ADD_TEX_COMPACT, // texture instruction with embedded sampler
116 ADD_TEX, // texture instruction with sampler/etc. in uniform port
117 ADD_VARYING_INTERP,
118 ADD_BLENDING,
119 ADD_LOAD_ATTR,
120 ADD_VARYING_ADDRESS,
121 ADD_BRANCH,
122 };
123
124 struct add_op_info {
125 unsigned op;
126 char name[30];
127 enum add_src_type src_type;
128 bool has_data_reg;
129 };
130
131 void dump_header(FILE *fp, struct bifrost_header header, bool verbose);
132 void dump_instr(FILE *fp, const struct bifrost_alu_inst *instr,
133 struct bifrost_regs next_regs, uint64_t *consts,
134 unsigned data_reg, unsigned offset, bool verbose);
135 bool dump_clause(FILE *fp, uint32_t *words, unsigned *size, unsigned offset, bool verbose);
136
137 void dump_header(FILE *fp, struct bifrost_header header, bool verbose)
138 {
139 fprintf(fp, "id(%du) ", header.scoreboard_index);
140
141 if (header.clause_type != 0) {
142 const char *name = bi_clause_type_name(header.clause_type);
143
144 if (name[0] == '?')
145 fprintf(fp, "unk%u ", header.clause_type);
146 else
147 fprintf(fp, "%s ", name);
148 }
149
150 if (header.scoreboard_deps != 0) {
151 fprintf(fp, "next-wait(");
152 bool first = true;
153 for (unsigned i = 0; i < 8; i++) {
154 if (header.scoreboard_deps & (1 << i)) {
155 if (!first) {
156 fprintf(fp, ", ");
157 }
158 fprintf(fp, "%d", i);
159 first = false;
160 }
161 }
162 fprintf(fp, ") ");
163 }
164
165 if (header.datareg_writebarrier)
166 fprintf(fp, "data-reg-barrier ");
167
168 if (!header.no_end_of_shader)
169 fprintf(fp, "eos ");
170
171 if (!header.back_to_back) {
172 fprintf(fp, "nbb ");
173 if (header.branch_cond)
174 fprintf(fp, "branch-cond ");
175 else
176 fprintf(fp, "branch-uncond ");
177 }
178
179 if (header.elide_writes)
180 fprintf(fp, "we ");
181
182 if (header.suppress_inf)
183 fprintf(fp, "suppress-inf ");
184 if (header.suppress_nan)
185 fprintf(fp, "suppress-nan ");
186
187 if (header.unk0)
188 fprintf(fp, "unk0 ");
189 if (header.unk1)
190 fprintf(fp, "unk1 ");
191 if (header.unk2)
192 fprintf(fp, "unk2 ");
193 if (header.unk3)
194 fprintf(fp, "unk3 ");
195 if (header.unk4)
196 fprintf(fp, "unk4 ");
197
198 fprintf(fp, "\n");
199
200 if (verbose) {
201 fprintf(fp, "# clause type %d, next clause type %d\n",
202 header.clause_type, header.next_clause_type);
203 }
204 }
205
206 static struct bifrost_reg_ctrl DecodeRegCtrl(FILE *fp, struct bifrost_regs regs)
207 {
208 struct bifrost_reg_ctrl decoded = {};
209 unsigned ctrl;
210 if (regs.ctrl == 0) {
211 ctrl = regs.reg1 >> 2;
212 decoded.read_reg0 = !(regs.reg1 & 0x2);
213 decoded.read_reg1 = false;
214 } else {
215 ctrl = regs.ctrl;
216 decoded.read_reg0 = decoded.read_reg1 = true;
217 }
218 switch (ctrl) {
219 case 1:
220 decoded.fma_write_unit = REG_WRITE_TWO;
221 break;
222 case 2:
223 case 3:
224 decoded.fma_write_unit = REG_WRITE_TWO;
225 decoded.read_reg3 = true;
226 break;
227 case 4:
228 decoded.read_reg3 = true;
229 break;
230 case 5:
231 decoded.add_write_unit = REG_WRITE_TWO;
232 break;
233 case 6:
234 decoded.add_write_unit = REG_WRITE_TWO;
235 decoded.read_reg3 = true;
236 break;
237 case 8:
238 decoded.clause_start = true;
239 break;
240 case 9:
241 decoded.fma_write_unit = REG_WRITE_TWO;
242 decoded.clause_start = true;
243 break;
244 case 11:
245 break;
246 case 12:
247 decoded.read_reg3 = true;
248 decoded.clause_start = true;
249 break;
250 case 13:
251 decoded.add_write_unit = REG_WRITE_TWO;
252 decoded.clause_start = true;
253 break;
254
255 case 7:
256 case 15:
257 decoded.fma_write_unit = REG_WRITE_THREE;
258 decoded.add_write_unit = REG_WRITE_TWO;
259 break;
260 default:
261 fprintf(fp, "# unknown reg ctrl %d\n", ctrl);
262 }
263
264 return decoded;
265 }
266
267 // Pass in the add_write_unit or fma_write_unit, and this returns which register
268 // the ADD/FMA units are writing to
269 static unsigned GetRegToWrite(enum bifrost_reg_write_unit unit, struct bifrost_regs regs)
270 {
271 switch (unit) {
272 case REG_WRITE_TWO:
273 return regs.reg2;
274 case REG_WRITE_THREE:
275 return regs.reg3;
276 default: /* REG_WRITE_NONE */
277 assert(0);
278 return 0;
279 }
280 }
281
282 static void dump_regs(FILE *fp, struct bifrost_regs srcs)
283 {
284 struct bifrost_reg_ctrl ctrl = DecodeRegCtrl(fp, srcs);
285 fprintf(fp, "# ");
286 if (ctrl.read_reg0)
287 fprintf(fp, "port 0: R%d ", get_reg0(srcs));
288 if (ctrl.read_reg1)
289 fprintf(fp, "port 1: R%d ", get_reg1(srcs));
290
291 if (ctrl.fma_write_unit == REG_WRITE_TWO)
292 fprintf(fp, "port 2: R%d (write FMA) ", srcs.reg2);
293 else if (ctrl.add_write_unit == REG_WRITE_TWO)
294 fprintf(fp, "port 2: R%d (write ADD) ", srcs.reg2);
295
296 if (ctrl.fma_write_unit == REG_WRITE_THREE)
297 fprintf(fp, "port 3: R%d (write FMA) ", srcs.reg3);
298 else if (ctrl.add_write_unit == REG_WRITE_THREE)
299 fprintf(fp, "port 3: R%d (write ADD) ", srcs.reg3);
300 else if (ctrl.read_reg3)
301 fprintf(fp, "port 3: R%d (read) ", srcs.reg3);
302
303 if (srcs.uniform_const) {
304 if (srcs.uniform_const & 0x80) {
305 fprintf(fp, "uniform: U%d", (srcs.uniform_const & 0x7f) * 2);
306 }
307 }
308
309 fprintf(fp, "\n");
310 }
311 static void dump_const_imm(FILE *fp, uint32_t imm)
312 {
313 union {
314 float f;
315 uint32_t i;
316 } fi;
317 fi.i = imm;
318 fprintf(fp, "0x%08x /* %f */", imm, fi.f);
319 }
320
321 static uint64_t get_const(uint64_t *consts, struct bifrost_regs srcs)
322 {
323 unsigned low_bits = srcs.uniform_const & 0xf;
324 uint64_t imm;
325 switch (srcs.uniform_const >> 4) {
326 case 4:
327 imm = consts[0];
328 break;
329 case 5:
330 imm = consts[1];
331 break;
332 case 6:
333 imm = consts[2];
334 break;
335 case 7:
336 imm = consts[3];
337 break;
338 case 2:
339 imm = consts[4];
340 break;
341 case 3:
342 imm = consts[5];
343 break;
344 default:
345 assert(0);
346 break;
347 }
348 return imm | low_bits;
349 }
350
351 static void dump_uniform_const_src(FILE *fp, struct bifrost_regs srcs, uint64_t *consts, bool high32)
352 {
353 if (srcs.uniform_const & 0x80) {
354 unsigned uniform = (srcs.uniform_const & 0x7f) * 2;
355 fprintf(fp, "U%d", uniform + (high32 ? 1 : 0));
356 } else if (srcs.uniform_const >= 0x20) {
357 uint64_t imm = get_const(consts, srcs);
358 if (high32)
359 dump_const_imm(fp, imm >> 32);
360 else
361 dump_const_imm(fp, imm);
362 } else {
363 switch (srcs.uniform_const) {
364 case 0:
365 fprintf(fp, "0");
366 break;
367 case 5:
368 fprintf(fp, "atest-data");
369 break;
370 case 6:
371 fprintf(fp, "sample-ptr");
372 break;
373 case 8:
374 case 9:
375 case 10:
376 case 11:
377 case 12:
378 case 13:
379 case 14:
380 case 15:
381 fprintf(fp, "blend-descriptor%u", (unsigned) srcs.uniform_const - 8);
382 break;
383 default:
384 fprintf(fp, "unkConst%u", (unsigned) srcs.uniform_const);
385 break;
386 }
387
388 if (high32)
389 fprintf(fp, ".y");
390 else
391 fprintf(fp, ".x");
392 }
393 }
394
395 static void dump_src(FILE *fp, unsigned src, struct bifrost_regs srcs, uint64_t *consts, bool isFMA)
396 {
397 switch (src) {
398 case 0:
399 fprintf(fp, "R%d", get_reg0(srcs));
400 break;
401 case 1:
402 fprintf(fp, "R%d", get_reg1(srcs));
403 break;
404 case 2:
405 fprintf(fp, "R%d", srcs.reg3);
406 break;
407 case 3:
408 if (isFMA)
409 fprintf(fp, "0");
410 else
411 fprintf(fp, "T"); // i.e. the output of FMA this cycle
412 break;
413 case 4:
414 dump_uniform_const_src(fp, srcs, consts, false);
415 break;
416 case 5:
417 dump_uniform_const_src(fp, srcs, consts, true);
418 break;
419 case 6:
420 fprintf(fp, "T0");
421 break;
422 case 7:
423 fprintf(fp, "T1");
424 break;
425 }
426 }
427
428 static const struct fma_op_info FMAOpInfos[] = {
429 { false, 0x00000, "FMA.f32", FMA_FMA },
430 { false, 0x40000, "MAX.f32", FMA_FMINMAX },
431 { false, 0x44000, "MIN.f32", FMA_FMINMAX },
432 { false, 0x48000, "FCMP.GL", FMA_FCMP },
433 { false, 0x4c000, "FCMP.D3D", FMA_FCMP },
434 { false, 0x4ff98, "ADD.i32", FMA_TWO_SRC },
435 { false, 0x4ffd8, "SUB.i32", FMA_TWO_SRC },
436 { false, 0x4fff0, "SUBB.i32", FMA_TWO_SRC },
437 { false, 0x50000, "FMA_MSCALE", FMA_FMA_MSCALE },
438 { false, 0x58000, "ADD.f32", FMA_FADD },
439 { false, 0x5c000, "CSEL4", FMA_CSEL4 },
440 { false, 0x5d8d0, "ICMP.D3D.GT.v2i16", FMA_TWO_SRC },
441 { false, 0x5d9d0, "UCMP.D3D.GT.v2i16", FMA_TWO_SRC },
442 { false, 0x5dad0, "ICMP.D3D.GE.v2i16", FMA_TWO_SRC },
443 { false, 0x5dbd0, "UCMP.D3D.GE.v2i16", FMA_TWO_SRC },
444 { false, 0x5dcd0, "ICMP.D3D.EQ.v2i16", FMA_TWO_SRC },
445 { false, 0x5de40, "ICMP.GL.GT.i32", FMA_TWO_SRC }, // src0 > src1 ? 1 : 0
446 { false, 0x5de48, "ICMP.GL.GE.i32", FMA_TWO_SRC },
447 { false, 0x5de50, "UCMP.GL.GT.i32", FMA_TWO_SRC },
448 { false, 0x5de58, "UCMP.GL.GE.i32", FMA_TWO_SRC },
449 { false, 0x5de60, "ICMP.GL.EQ.i32", FMA_TWO_SRC },
450 { false, 0x5dec0, "ICMP.D3D.GT.i32", FMA_TWO_SRC }, // src0 > src1 ? ~0 : 0
451 { false, 0x5dec8, "ICMP.D3D.GE.i32", FMA_TWO_SRC },
452 { false, 0x5ded0, "UCMP.D3D.GT.i32", FMA_TWO_SRC },
453 { false, 0x5ded8, "UCMP.D3D.GE.i32", FMA_TWO_SRC },
454 { false, 0x5dee0, "ICMP.D3D.EQ.i32", FMA_TWO_SRC },
455 { false, 0x60000, "RSHIFT_NAND", FMA_SHIFT },
456 { false, 0x61000, "RSHIFT_AND", FMA_SHIFT },
457 { false, 0x62000, "LSHIFT_NAND", FMA_SHIFT },
458 { false, 0x63000, "LSHIFT_AND", FMA_SHIFT }, // (src0 << src2) & src1
459 { false, 0x64000, "RSHIFT_XOR", FMA_SHIFT },
460 { false, 0x65200, "LSHIFT_ADD.i32", FMA_THREE_SRC },
461 { false, 0x65600, "LSHIFT_SUB.i32", FMA_THREE_SRC }, // (src0 << src2) - src1
462 { false, 0x65a00, "LSHIFT_RSUB.i32", FMA_THREE_SRC }, // src1 - (src0 << src2)
463 { false, 0x65e00, "RSHIFT_ADD.i32", FMA_THREE_SRC },
464 { false, 0x66200, "RSHIFT_SUB.i32", FMA_THREE_SRC },
465 { false, 0x66600, "RSHIFT_RSUB.i32", FMA_THREE_SRC },
466 { false, 0x66a00, "ARSHIFT_ADD.i32", FMA_THREE_SRC },
467 { false, 0x66e00, "ARSHIFT_SUB.i32", FMA_THREE_SRC },
468 { false, 0x67200, "ARSHIFT_RSUB.i32", FMA_THREE_SRC },
469 { false, 0x80000, "FMA.v2f16", FMA_FMA16 },
470 { false, 0xc0000, "MAX.v2f16", FMA_FMINMAX16 },
471 { false, 0xc4000, "MIN.v2f16", FMA_FMINMAX16 },
472 { false, 0xc8000, "FCMP.GL", FMA_FCMP16 },
473 { false, 0xcc000, "FCMP.D3D", FMA_FCMP16 },
474 { false, 0xcf900, "ADD.v2i16", FMA_TWO_SRC },
475 { false, 0xcfc10, "ADDC.i32", FMA_TWO_SRC },
476 { false, 0xcfd80, "ADD.i32.i16.X", FMA_TWO_SRC },
477 { false, 0xcfd90, "ADD.i32.u16.X", FMA_TWO_SRC },
478 { false, 0xcfdc0, "ADD.i32.i16.Y", FMA_TWO_SRC },
479 { false, 0xcfdd0, "ADD.i32.u16.Y", FMA_TWO_SRC },
480 { false, 0xd8000, "ADD.v2f16", FMA_FADD16 },
481 { false, 0xdc000, "CSEL4.v16", FMA_CSEL4 },
482 { false, 0xdd000, "F32_TO_F16", FMA_TWO_SRC },
483
484 /* TODO: Combine to bifrost_fma_f2i_i2f16 */
485 { true, 0x00046, "F16_TO_I16.XX", FMA_ONE_SRC },
486 { true, 0x00047, "F16_TO_U16.XX", FMA_ONE_SRC },
487 { true, 0x0004e, "F16_TO_I16.YX", FMA_ONE_SRC },
488 { true, 0x0004f, "F16_TO_U16.YX", FMA_ONE_SRC },
489 { true, 0x00056, "F16_TO_I16.XY", FMA_ONE_SRC },
490 { true, 0x00057, "F16_TO_U16.XY", FMA_ONE_SRC },
491 { true, 0x0005e, "F16_TO_I16.YY", FMA_ONE_SRC },
492 { true, 0x0005f, "F16_TO_U16.YY", FMA_ONE_SRC },
493 { true, 0x000c0, "I16_TO_F16.XX", FMA_ONE_SRC },
494 { true, 0x000c1, "U16_TO_F16.XX", FMA_ONE_SRC },
495 { true, 0x000c8, "I16_TO_F16.YX", FMA_ONE_SRC },
496 { true, 0x000c9, "U16_TO_F16.YX", FMA_ONE_SRC },
497 { true, 0x000d0, "I16_TO_F16.XY", FMA_ONE_SRC },
498 { true, 0x000d1, "U16_TO_F16.XY", FMA_ONE_SRC },
499 { true, 0x000d8, "I16_TO_F16.YY", FMA_ONE_SRC },
500 { true, 0x000d9, "U16_TO_F16.YY", FMA_ONE_SRC },
501
502 { true, 0x00136, "F32_TO_I32", FMA_ONE_SRC },
503 { true, 0x00137, "F32_TO_U32", FMA_ONE_SRC },
504 { true, 0x00178, "I32_TO_F32", FMA_ONE_SRC },
505 { true, 0x00179, "U32_TO_F32", FMA_ONE_SRC },
506
507 /* TODO: cleanup to use bifrost_fma_int16_to_32 */
508 { true, 0x00198, "I16_TO_I32.X", FMA_ONE_SRC },
509 { true, 0x00199, "U16_TO_U32.X", FMA_ONE_SRC },
510 { true, 0x0019a, "I16_TO_I32.Y", FMA_ONE_SRC },
511 { true, 0x0019b, "U16_TO_U32.Y", FMA_ONE_SRC },
512 { true, 0x0019c, "I16_TO_F32.X", FMA_ONE_SRC },
513 { true, 0x0019d, "U16_TO_F32.X", FMA_ONE_SRC },
514 { true, 0x0019e, "I16_TO_F32.Y", FMA_ONE_SRC },
515 { true, 0x0019f, "U16_TO_F32.Y", FMA_ONE_SRC },
516
517 { true, 0x001a2, "F16_TO_F32.X", FMA_ONE_SRC },
518 { true, 0x001a3, "F16_TO_F32.Y", FMA_ONE_SRC },
519
520 { true, 0x0032c, "NOP", FMA_ONE_SRC },
521 { true, 0x0032d, "MOV", FMA_ONE_SRC },
522 { true, 0x0032f, "SWZ.YY.v2i16", FMA_ONE_SRC },
523 { true, 0x00345, "LOG_FREXPM", FMA_ONE_SRC },
524 { true, 0x00365, "FRCP_FREXPM", FMA_ONE_SRC },
525 { true, 0x00375, "FSQRT_FREXPM", FMA_ONE_SRC },
526 { true, 0x0038d, "FRCP_FREXPE", FMA_ONE_SRC },
527 { true, 0x003a5, "FSQRT_FREXPE", FMA_ONE_SRC },
528 { true, 0x003ad, "FRSQ_FREXPE", FMA_ONE_SRC },
529 { true, 0x003c5, "LOG_FREXPE", FMA_ONE_SRC },
530 { true, 0x003fa, "CLZ", FMA_ONE_SRC },
531 { true, 0x00b80, "IMAX3", FMA_THREE_SRC },
532 { true, 0x00bc0, "UMAX3", FMA_THREE_SRC },
533 { true, 0x00c00, "IMIN3", FMA_THREE_SRC },
534 { true, 0x00c40, "UMIN3", FMA_THREE_SRC },
535 { true, 0x00ec2, "ROUND.v2f16", FMA_ONE_SRC },
536 { true, 0x00ec5, "ROUND.f32", FMA_ONE_SRC },
537 { true, 0x00f40, "CSEL", FMA_THREE_SRC }, // src2 != 0 ? src1 : src0
538 { true, 0x00fc0, "MUX.i32", FMA_THREE_SRC }, // see ADD comment
539 { true, 0x01802, "ROUNDEVEN.v2f16", FMA_ONE_SRC },
540 { true, 0x01805, "ROUNDEVEN.f32", FMA_ONE_SRC },
541 { true, 0x01842, "CEIL.v2f16", FMA_ONE_SRC },
542 { true, 0x01845, "CEIL.f32", FMA_ONE_SRC },
543 { true, 0x01882, "FLOOR.v2f16", FMA_ONE_SRC },
544 { true, 0x01885, "FLOOR.f32", FMA_ONE_SRC },
545 { true, 0x018c2, "TRUNC.v2f16", FMA_ONE_SRC },
546 { true, 0x018c5, "TRUNC.f32", FMA_ONE_SRC },
547 { true, 0x019b0, "ATAN_LDEXP.Y.f32", FMA_TWO_SRC },
548 { true, 0x019b8, "ATAN_LDEXP.X.f32", FMA_TWO_SRC },
549 { true, 0x01c80, "LSHIFT_ADD_LOW32.u32", FMA_SHIFT_ADD64 },
550 { true, 0x01cc0, "LSHIFT_ADD_LOW32.i64", FMA_SHIFT_ADD64 },
551 { true, 0x01d80, "LSHIFT_ADD_LOW32.i32", FMA_SHIFT_ADD64 },
552 { true, 0x01e00, "SEL.XX.i16", FMA_TWO_SRC },
553 { true, 0x01e08, "SEL.YX.i16", FMA_TWO_SRC },
554 { true, 0x01e10, "SEL.XY.i16", FMA_TWO_SRC },
555 { true, 0x01e18, "SEL.YY.i16", FMA_TWO_SRC },
556 { true, 0x01e80, "ADD_FREXPM.f32", FMA_TWO_SRC },
557 { true, 0x02000, "SWZ.XXXX.v4i8", FMA_ONE_SRC },
558 { true, 0x03e00, "SWZ.ZZZZ.v4i8", FMA_ONE_SRC },
559 { true, 0x00800, "IMAD", FMA_THREE_SRC },
560 { true, 0x078db, "POPCNT", FMA_ONE_SRC },
561 };
562
563 static struct fma_op_info find_fma_op_info(unsigned op, bool extended)
564 {
565 for (unsigned i = 0; i < ARRAY_SIZE(FMAOpInfos); i++) {
566 unsigned opCmp = ~0;
567
568 if (FMAOpInfos[i].extended != extended)
569 continue;
570
571 if (extended)
572 op &= ~0xe0000;
573
574 switch (FMAOpInfos[i].src_type) {
575 case FMA_ONE_SRC:
576 opCmp = op;
577 break;
578 case FMA_TWO_SRC:
579 opCmp = op & ~0x7;
580 break;
581 case FMA_FCMP:
582 case FMA_FCMP16:
583 opCmp = op & ~0x1fff;
584 break;
585 case FMA_THREE_SRC:
586 case FMA_SHIFT_ADD64:
587 opCmp = op & ~0x3f;
588 break;
589 case FMA_FADD:
590 case FMA_FMINMAX:
591 case FMA_FADD16:
592 case FMA_FMINMAX16:
593 opCmp = op & ~0x3fff;
594 break;
595 case FMA_FMA:
596 case FMA_FMA16:
597 opCmp = op & ~0x3ffff;
598 break;
599 case FMA_CSEL4:
600 case FMA_SHIFT:
601 opCmp = op & ~0xfff;
602 break;
603 case FMA_FMA_MSCALE:
604 opCmp = op & ~0x7fff;
605 break;
606 default:
607 opCmp = ~0;
608 break;
609 }
610 if (FMAOpInfos[i].op == opCmp)
611 return FMAOpInfos[i];
612 }
613
614 struct fma_op_info info;
615 snprintf(info.name, sizeof(info.name), "op%04x", op);
616 info.op = op;
617 info.src_type = FMA_THREE_SRC;
618 return info;
619 }
620
621 static void dump_fcmp(FILE *fp, unsigned op)
622 {
623 switch (op) {
624 case 0:
625 fprintf(fp, ".OEQ");
626 break;
627 case 1:
628 fprintf(fp, ".OGT");
629 break;
630 case 2:
631 fprintf(fp, ".OGE");
632 break;
633 case 3:
634 fprintf(fp, ".UNE");
635 break;
636 case 4:
637 fprintf(fp, ".OLT");
638 break;
639 case 5:
640 fprintf(fp, ".OLE");
641 break;
642 default:
643 fprintf(fp, ".unk%d", op);
644 break;
645 }
646 }
647
648 static void dump_16swizzle(FILE *fp, unsigned swiz)
649 {
650 if (swiz == 2)
651 return;
652 fprintf(fp, ".%c%c", "xy"[swiz & 1], "xy"[(swiz >> 1) & 1]);
653 }
654
655 static void dump_fma_expand_src0(FILE *fp, unsigned ctrl)
656 {
657 switch (ctrl) {
658 case 3:
659 case 4:
660 case 6:
661 fprintf(fp, ".x");
662 break;
663 case 5:
664 case 7:
665 fprintf(fp, ".y");
666 break;
667 case 0:
668 case 1:
669 case 2:
670 break;
671 default:
672 fprintf(fp, ".unk");
673 break;
674 }
675 }
676
677 static void dump_fma_expand_src1(FILE *fp, unsigned ctrl)
678 {
679 switch (ctrl) {
680 case 1:
681 case 3:
682 fprintf(fp, ".x");
683 break;
684 case 2:
685 case 4:
686 case 5:
687 fprintf(fp, ".y");
688 break;
689 case 0:
690 case 6:
691 case 7:
692 break;
693 default:
694 fprintf(fp, ".unk");
695 break;
696 }
697 }
698
699 static void dump_fma(FILE *fp, uint64_t word, struct bifrost_regs regs, struct bifrost_regs next_regs, uint64_t *consts, bool verbose)
700 {
701 if (verbose) {
702 fprintf(fp, "# FMA: %016" PRIx64 "\n", word);
703 }
704 struct bifrost_fma_inst FMA;
705 memcpy((char *) &FMA, (char *) &word, sizeof(struct bifrost_fma_inst));
706 struct fma_op_info info = find_fma_op_info(FMA.op, (FMA.op & 0xe0000) == 0xe0000);
707
708 fprintf(fp, "%s", info.name);
709 if (info.src_type == FMA_FADD ||
710 info.src_type == FMA_FMINMAX ||
711 info.src_type == FMA_FMA ||
712 info.src_type == FMA_FADD16 ||
713 info.src_type == FMA_FMINMAX16 ||
714 info.src_type == FMA_FMA16) {
715 fprintf(fp, "%s", bi_output_mod_name(bits(FMA.op, 12, 14)));
716 switch (info.src_type) {
717 case FMA_FADD:
718 case FMA_FMA:
719 case FMA_FADD16:
720 case FMA_FMA16:
721 fprintf(fp, "%s", bi_round_mode_name(bits(FMA.op, 10, 12)));
722 break;
723 case FMA_FMINMAX:
724 case FMA_FMINMAX16:
725 fprintf(fp, "%s", bi_minmax_mode_name(bits(FMA.op, 10, 12)));
726 break;
727 default:
728 assert(0);
729 }
730 } else if (info.src_type == FMA_FCMP || info.src_type == FMA_FCMP16) {
731 dump_fcmp(fp, bits(FMA.op, 10, 13));
732 if (info.src_type == FMA_FCMP)
733 fprintf(fp, ".f32");
734 else
735 fprintf(fp, ".v2f16");
736 } else if (info.src_type == FMA_FMA_MSCALE) {
737 if (FMA.op & (1 << 11)) {
738 switch ((FMA.op >> 9) & 0x3) {
739 case 0:
740 /* This mode seems to do a few things:
741 * - Makes 0 * infinity (and incidentally 0 * nan) return 0,
742 * since generating a nan would poison the result of
743 * 1/infinity and 1/0.
744 * - Fiddles with which nan is returned in nan * nan,
745 * presumably to make sure that the same exact nan is
746 * returned for 1/nan.
747 */
748 fprintf(fp, ".rcp_mode");
749 break;
750 case 3:
751 /* Similar to the above, but src0 always wins when multiplying
752 * 0 by infinity.
753 */
754 fprintf(fp, ".sqrt_mode");
755 break;
756 default:
757 fprintf(fp, ".unk%d_mode", (int) (FMA.op >> 9) & 0x3);
758 }
759 } else {
760 fprintf(fp, "%s", bi_output_mod_name(bits(FMA.op, 9, 11)));
761 }
762 } else if (info.src_type == FMA_SHIFT) {
763 struct bifrost_shift_fma shift;
764 memcpy(&shift, &FMA, sizeof(shift));
765
766 if (shift.half == 0x7)
767 fprintf(fp, ".v2i16");
768 else if (shift.half == 0)
769 fprintf(fp, ".i32");
770 else if (shift.half == 0x4)
771 fprintf(fp, ".v4i8");
772 else
773 fprintf(fp, ".unk%u", shift.half);
774
775 if (!shift.unk)
776 fprintf(fp, ".no_unk");
777
778 if (shift.invert_1)
779 fprintf(fp, ".invert_1");
780
781 if (shift.invert_2)
782 fprintf(fp, ".invert_2");
783 }
784
785 fprintf(fp, " ");
786
787 struct bifrost_reg_ctrl next_ctrl = DecodeRegCtrl(fp, next_regs);
788 if (next_ctrl.fma_write_unit != REG_WRITE_NONE) {
789 fprintf(fp, "{R%d, T0}, ", GetRegToWrite(next_ctrl.fma_write_unit, next_regs));
790 } else {
791 fprintf(fp, "T0, ");
792 }
793
794 switch (info.src_type) {
795 case FMA_ONE_SRC:
796 dump_src(fp, FMA.src0, regs, consts, true);
797 break;
798 case FMA_TWO_SRC:
799 dump_src(fp, FMA.src0, regs, consts, true);
800 fprintf(fp, ", ");
801 dump_src(fp, FMA.op & 0x7, regs, consts, true);
802 break;
803 case FMA_FADD:
804 case FMA_FMINMAX:
805 if (FMA.op & 0x10)
806 fprintf(fp, "-");
807 if (FMA.op & 0x200)
808 fprintf(fp, "abs(");
809 dump_src(fp, FMA.src0, regs, consts, true);
810 dump_fma_expand_src0(fp, (FMA.op >> 6) & 0x7);
811 if (FMA.op & 0x200)
812 fprintf(fp, ")");
813 fprintf(fp, ", ");
814 if (FMA.op & 0x20)
815 fprintf(fp, "-");
816 if (FMA.op & 0x8)
817 fprintf(fp, "abs(");
818 dump_src(fp, FMA.op & 0x7, regs, consts, true);
819 dump_fma_expand_src1(fp, (FMA.op >> 6) & 0x7);
820 if (FMA.op & 0x8)
821 fprintf(fp, ")");
822 break;
823 case FMA_FADD16:
824 case FMA_FMINMAX16: {
825 bool abs1 = FMA.op & 0x8;
826 bool abs2 = (FMA.op & 0x7) < FMA.src0;
827 if (FMA.op & 0x10)
828 fprintf(fp, "-");
829 if (abs1 || abs2)
830 fprintf(fp, "abs(");
831 dump_src(fp, FMA.src0, regs, consts, true);
832 dump_16swizzle(fp, (FMA.op >> 6) & 0x3);
833 if (abs1 || abs2)
834 fprintf(fp, ")");
835 fprintf(fp, ", ");
836 if (FMA.op & 0x20)
837 fprintf(fp, "-");
838 if (abs1 && abs2)
839 fprintf(fp, "abs(");
840 dump_src(fp, FMA.op & 0x7, regs, consts, true);
841 dump_16swizzle(fp, (FMA.op >> 8) & 0x3);
842 if (abs1 && abs2)
843 fprintf(fp, ")");
844 break;
845 }
846 case FMA_FCMP:
847 if (FMA.op & 0x200)
848 fprintf(fp, "abs(");
849 dump_src(fp, FMA.src0, regs, consts, true);
850 dump_fma_expand_src0(fp, (FMA.op >> 6) & 0x7);
851 if (FMA.op & 0x200)
852 fprintf(fp, ")");
853 fprintf(fp, ", ");
854 if (FMA.op & 0x20)
855 fprintf(fp, "-");
856 if (FMA.op & 0x8)
857 fprintf(fp, "abs(");
858 dump_src(fp, FMA.op & 0x7, regs, consts, true);
859 dump_fma_expand_src1(fp, (FMA.op >> 6) & 0x7);
860 if (FMA.op & 0x8)
861 fprintf(fp, ")");
862 break;
863 case FMA_FCMP16:
864 dump_src(fp, FMA.src0, regs, consts, true);
865 // Note: this is kinda a guess, I haven't seen the blob set this to
866 // anything other than the identity, but it matches FMA_TWO_SRCFmod16
867 dump_16swizzle(fp, (FMA.op >> 6) & 0x3);
868 fprintf(fp, ", ");
869 dump_src(fp, FMA.op & 0x7, regs, consts, true);
870 dump_16swizzle(fp, (FMA.op >> 8) & 0x3);
871 break;
872 case FMA_SHIFT_ADD64:
873 dump_src(fp, FMA.src0, regs, consts, true);
874 fprintf(fp, ", ");
875 dump_src(fp, FMA.op & 0x7, regs, consts, true);
876 fprintf(fp, ", ");
877 fprintf(fp, "shift:%u", (FMA.op >> 3) & 0x7);
878 break;
879 case FMA_THREE_SRC:
880 dump_src(fp, FMA.src0, regs, consts, true);
881 fprintf(fp, ", ");
882 dump_src(fp, FMA.op & 0x7, regs, consts, true);
883 fprintf(fp, ", ");
884 dump_src(fp, (FMA.op >> 3) & 0x7, regs, consts, true);
885 break;
886 case FMA_SHIFT: {
887 struct bifrost_shift_fma shift;
888 memcpy(&shift, &FMA, sizeof(shift));
889
890 dump_src(fp, shift.src0, regs, consts, true);
891 fprintf(fp, ", ");
892 dump_src(fp, shift.src1, regs, consts, true);
893 fprintf(fp, ", ");
894 dump_src(fp, shift.src2, regs, consts, true);
895 break;
896 }
897 case FMA_FMA:
898 if (FMA.op & (1 << 14))
899 fprintf(fp, "-");
900 if (FMA.op & (1 << 9))
901 fprintf(fp, "abs(");
902 dump_src(fp, FMA.src0, regs, consts, true);
903 dump_fma_expand_src0(fp, (FMA.op >> 6) & 0x7);
904 if (FMA.op & (1 << 9))
905 fprintf(fp, ")");
906 fprintf(fp, ", ");
907 if (FMA.op & (1 << 16))
908 fprintf(fp, "abs(");
909 dump_src(fp, FMA.op & 0x7, regs, consts, true);
910 dump_fma_expand_src1(fp, (FMA.op >> 6) & 0x7);
911 if (FMA.op & (1 << 16))
912 fprintf(fp, ")");
913 fprintf(fp, ", ");
914 if (FMA.op & (1 << 15))
915 fprintf(fp, "-");
916 if (FMA.op & (1 << 17))
917 fprintf(fp, "abs(");
918 dump_src(fp, (FMA.op >> 3) & 0x7, regs, consts, true);
919 if (FMA.op & (1 << 17))
920 fprintf(fp, ")");
921 break;
922 case FMA_FMA16:
923 if (FMA.op & (1 << 14))
924 fprintf(fp, "-");
925 dump_src(fp, FMA.src0, regs, consts, true);
926 dump_16swizzle(fp, (FMA.op >> 6) & 0x3);
927 fprintf(fp, ", ");
928 dump_src(fp, FMA.op & 0x7, regs, consts, true);
929 dump_16swizzle(fp, (FMA.op >> 8) & 0x3);
930 fprintf(fp, ", ");
931 if (FMA.op & (1 << 15))
932 fprintf(fp, "-");
933 dump_src(fp, (FMA.op >> 3) & 0x7, regs, consts, true);
934 dump_16swizzle(fp, (FMA.op >> 16) & 0x3);
935 break;
936 case FMA_CSEL4: {
937 struct bifrost_csel4 csel;
938 memcpy(&csel, &FMA, sizeof(csel));
939 fprintf(fp, ".%s ", bi_csel_cond_name(csel.cond));
940
941 dump_src(fp, csel.src0, regs, consts, true);
942 fprintf(fp, ", ");
943 dump_src(fp, csel.src1, regs, consts, true);
944 fprintf(fp, ", ");
945 dump_src(fp, csel.src2, regs, consts, true);
946 fprintf(fp, ", ");
947 dump_src(fp, csel.src3, regs, consts, true);
948 break;
949 }
950 case FMA_FMA_MSCALE:
951 if (FMA.op & (1 << 12))
952 fprintf(fp, "abs(");
953 dump_src(fp, FMA.src0, regs, consts, true);
954 if (FMA.op & (1 << 12))
955 fprintf(fp, ")");
956 fprintf(fp, ", ");
957 if (FMA.op & (1 << 13))
958 fprintf(fp, "-");
959 dump_src(fp, FMA.op & 0x7, regs, consts, true);
960 fprintf(fp, ", ");
961 if (FMA.op & (1 << 14))
962 fprintf(fp, "-");
963 dump_src(fp, (FMA.op >> 3) & 0x7, regs, consts, true);
964 fprintf(fp, ", ");
965 dump_src(fp, (FMA.op >> 6) & 0x7, regs, consts, true);
966 break;
967 }
968 fprintf(fp, "\n");
969 }
970
971 static const struct add_op_info add_op_infos[] = {
972 { 0x00000, "MAX.f32", ADD_FMINMAX },
973 { 0x02000, "MIN.f32", ADD_FMINMAX },
974 { 0x04000, "ADD.f32", ADD_FADD },
975 { 0x06000, "FCMP.GL", ADD_FCMP },
976 { 0x07000, "FCMP.D3D", ADD_FCMP },
977 { 0x07856, "F16_TO_I16", ADD_ONE_SRC },
978 { 0x07857, "F16_TO_U16", ADD_ONE_SRC },
979 { 0x078c0, "I16_TO_F16.XX", ADD_ONE_SRC },
980 { 0x078c1, "U16_TO_F16.XX", ADD_ONE_SRC },
981 { 0x078c8, "I16_TO_F16.YX", ADD_ONE_SRC },
982 { 0x078c9, "U16_TO_F16.YX", ADD_ONE_SRC },
983 { 0x078d0, "I16_TO_F16.XY", ADD_ONE_SRC },
984 { 0x078d1, "U16_TO_F16.XY", ADD_ONE_SRC },
985 { 0x078d8, "I16_TO_F16.YY", ADD_ONE_SRC },
986 { 0x078d9, "U16_TO_F16.YY", ADD_ONE_SRC },
987 { 0x07909, "B1_TO_F16", ADD_ONE_SRC },
988 { 0x07936, "F32_TO_I32", ADD_ONE_SRC },
989 { 0x07937, "F32_TO_U32", ADD_ONE_SRC },
990 { 0x07971, "B1_TO_F32", ADD_ONE_SRC },
991 { 0x07978, "I32_TO_F32", ADD_ONE_SRC },
992 { 0x07979, "U32_TO_F32", ADD_ONE_SRC },
993 { 0x07998, "I16_TO_I32.X", ADD_ONE_SRC },
994 { 0x07999, "U16_TO_U32.X", ADD_ONE_SRC },
995 { 0x0799a, "I16_TO_I32.Y", ADD_ONE_SRC },
996 { 0x0799b, "U16_TO_U32.Y", ADD_ONE_SRC },
997 { 0x0799c, "I16_TO_F32.X", ADD_ONE_SRC },
998 { 0x0799d, "U16_TO_F32.X", ADD_ONE_SRC },
999 { 0x0799e, "I16_TO_F32.Y", ADD_ONE_SRC },
1000 { 0x0799f, "U16_TO_F32.Y", ADD_ONE_SRC },
1001 { 0x079a2, "F16_TO_F32.X", ADD_ONE_SRC },
1002 { 0x079a3, "F16_TO_F32.Y", ADD_ONE_SRC },
1003 { 0x07b2b, "SWZ.YX.v2i16", ADD_ONE_SRC },
1004 { 0x07b2c, "NOP", ADD_ONE_SRC },
1005 { 0x07b29, "SWZ.XX.v2i16", ADD_ONE_SRC },
1006 { 0x07b2d, "MOV", ADD_ONE_SRC },
1007 { 0x07b2f, "SWZ.YY.v2i16", ADD_ONE_SRC },
1008 { 0x07b65, "FRCP_FREXPM", ADD_ONE_SRC },
1009 { 0x07b75, "FSQRT_FREXPM", ADD_ONE_SRC },
1010 { 0x07b8d, "FRCP_FREXPE", ADD_ONE_SRC },
1011 { 0x07ba5, "FSQRT_FREXPE", ADD_ONE_SRC },
1012 { 0x07bad, "FRSQ_FREXPE", ADD_ONE_SRC },
1013 { 0x07bc5, "FLOG_FREXPE", ADD_ONE_SRC },
1014 { 0x07d42, "CEIL.v2f16", ADD_ONE_SRC },
1015 { 0x07d45, "CEIL.f32", ADD_ONE_SRC },
1016 { 0x07d82, "FLOOR.v2f16", ADD_ONE_SRC },
1017 { 0x07d85, "FLOOR.f32", ADD_ONE_SRC },
1018 { 0x07dc2, "TRUNC.v2f16", ADD_ONE_SRC },
1019 { 0x07dc5, "TRUNC.f32", ADD_ONE_SRC },
1020 { 0x07f18, "LSHIFT_ADD_HIGH32.i32", ADD_TWO_SRC },
1021 { 0x08000, "LD_ATTR", ADD_LOAD_ATTR, true },
1022 { 0x0a000, "LD_VAR.32", ADD_VARYING_INTERP, true },
1023 { 0x0b000, "TEX", ADD_TEX_COMPACT, true },
1024 { 0x0c188, "LOAD.i32", ADD_TWO_SRC, true },
1025 { 0x0c1a0, "LD_UBO.i32", ADD_TWO_SRC, true },
1026 { 0x0c1b8, "LD_SCRATCH.v2i32", ADD_TWO_SRC, true },
1027 { 0x0c1c8, "LOAD.v2i32", ADD_TWO_SRC, true },
1028 { 0x0c1e0, "LD_UBO.v2i32", ADD_TWO_SRC, true },
1029 { 0x0c1f8, "LD_SCRATCH.v2i32", ADD_TWO_SRC, true },
1030 { 0x0c208, "LOAD.v4i32", ADD_TWO_SRC, true },
1031 { 0x0c220, "LD_UBO.v4i32", ADD_TWO_SRC, true },
1032 { 0x0c238, "LD_SCRATCH.v4i32", ADD_TWO_SRC, true },
1033 { 0x0c248, "STORE.v4i32", ADD_TWO_SRC, true },
1034 { 0x0c278, "ST_SCRATCH.v4i32", ADD_TWO_SRC, true },
1035 { 0x0c588, "STORE.i32", ADD_TWO_SRC, true },
1036 { 0x0c5b8, "ST_SCRATCH.i32", ADD_TWO_SRC, true },
1037 { 0x0c5c8, "STORE.v2i32", ADD_TWO_SRC, true },
1038 { 0x0c5f8, "ST_SCRATCH.v2i32", ADD_TWO_SRC, true },
1039 { 0x0c648, "LOAD.u16", ADD_TWO_SRC, true }, // zero-extends
1040 { 0x0ca88, "LOAD.v3i32", ADD_TWO_SRC, true },
1041 { 0x0caa0, "LD_UBO.v3i32", ADD_TWO_SRC, true },
1042 { 0x0cab8, "LD_SCRATCH.v3i32", ADD_TWO_SRC, true },
1043 { 0x0cb88, "STORE.v3i32", ADD_TWO_SRC, true },
1044 { 0x0cbb8, "ST_SCRATCH.v3i32", ADD_TWO_SRC, true },
1045 { 0x0cc00, "FRCP_FAST.f32", ADD_ONE_SRC },
1046 { 0x0cc20, "FRSQ_FAST.f32", ADD_ONE_SRC },
1047 { 0x0cc68, "FLOG2_U.f32", ADD_ONE_SRC },
1048 { 0x0cd58, "FEXP2_FAST.f32", ADD_ONE_SRC },
1049 { 0x0ce00, "FRCP_TABLE", ADD_ONE_SRC },
1050 { 0x0ce10, "FRCP_FAST.f16.X", ADD_ONE_SRC },
1051 { 0x0ce20, "FRSQ_TABLE", ADD_ONE_SRC },
1052 { 0x0ce30, "FRCP_FAST.f16.Y", ADD_ONE_SRC },
1053 { 0x0ce50, "FRSQ_FAST.f16.X", ADD_ONE_SRC },
1054 { 0x0ce60, "FRCP_APPROX", ADD_ONE_SRC },
1055 { 0x0ce70, "FRSQ_FAST.f16.Y", ADD_ONE_SRC },
1056 { 0x0cf40, "ATAN_ASSIST", ADD_TWO_SRC },
1057 { 0x0cf48, "ATAN_TABLE", ADD_TWO_SRC },
1058 { 0x0cf50, "SIN_TABLE", ADD_ONE_SRC },
1059 { 0x0cf51, "COS_TABLE", ADD_ONE_SRC },
1060 { 0x0cf58, "EXP_TABLE", ADD_ONE_SRC },
1061 { 0x0cf60, "FLOG2_TABLE", ADD_ONE_SRC },
1062 { 0x0cf64, "FLOGE_TABLE", ADD_ONE_SRC },
1063 { 0x0d000, "BRANCH", ADD_BRANCH },
1064 { 0x0e8c0, "MUX", ADD_THREE_SRC },
1065 { 0x0e9b0, "ATAN_LDEXP.Y.f32", ADD_TWO_SRC },
1066 { 0x0e9b8, "ATAN_LDEXP.X.f32", ADD_TWO_SRC },
1067 { 0x0ea60, "SEL.XX.i16", ADD_TWO_SRC },
1068 { 0x0ea70, "SEL.XY.i16", ADD_TWO_SRC },
1069 { 0x0ea68, "SEL.YX.i16", ADD_TWO_SRC },
1070 { 0x0ea78, "SEL.YY.i16", ADD_TWO_SRC },
1071 { 0x0ec00, "F32_TO_F16", ADD_TWO_SRC },
1072 { 0x0e840, "CSEL.64", ADD_THREE_SRC }, // u2u32(src2) ? src0 : src1
1073 { 0x0e940, "CSEL.8", ADD_THREE_SRC }, // (src2 != 0) ? src0 : src1
1074 { 0x0f640, "ICMP.GL.GT", ADD_TWO_SRC }, // src0 > src1 ? 1 : 0
1075 { 0x0f648, "ICMP.GL.GE", ADD_TWO_SRC },
1076 { 0x0f650, "UCMP.GL.GT", ADD_TWO_SRC },
1077 { 0x0f658, "UCMP.GL.GE", ADD_TWO_SRC },
1078 { 0x0f660, "ICMP.GL.EQ", ADD_TWO_SRC },
1079 { 0x0f669, "ICMP.GL.NEQ", ADD_TWO_SRC },
1080 { 0x0f690, "UCMP.8.GT", ADD_TWO_SRC },
1081 { 0x0f698, "UCMP.8.GE", ADD_TWO_SRC },
1082 { 0x0f6a8, "ICMP.8.NE", ADD_TWO_SRC },
1083 { 0x0f6c0, "ICMP.D3D.GT", ADD_TWO_SRC }, // src0 > src1 ? ~0 : 0
1084 { 0x0f6c8, "ICMP.D3D.GE", ADD_TWO_SRC },
1085 { 0x0f6d0, "UCMP.D3D.GT", ADD_TWO_SRC },
1086 { 0x0f6d8, "UCMP.D3D.GE", ADD_TWO_SRC },
1087 { 0x0f6e0, "ICMP.D3D.EQ", ADD_TWO_SRC },
1088 { 0x0f700, "ICMP.64.GT.PT1", ADD_TWO_SRC },
1089 { 0x0f708, "ICMP.64.GE.PT1", ADD_TWO_SRC },
1090 { 0x0f710, "UCMP.64.GT.PT1", ADD_TWO_SRC },
1091 { 0x0f718, "UCMP.64.GE.PT1", ADD_TWO_SRC },
1092 { 0x0f720, "ICMP.64.EQ.PT1", ADD_TWO_SRC },
1093 { 0x0f728, "ICMP.64.NE.PT1", ADD_TWO_SRC },
1094 { 0x0f7c0, "ICMP.64.PT2", ADD_THREE_SRC }, // src3 = result of PT1
1095 { 0x10000, "MAX.v2f16", ADD_FMINMAX16 },
1096 { 0x11000, "ADD_MSCALE.f32", ADD_FADDMscale },
1097 { 0x12000, "MIN.v2f16", ADD_FMINMAX16 },
1098 { 0x14000, "ADD.v2f16", ADD_FADD16 },
1099 { 0x16000, "FCMP.GL", ADD_FCMP16 },
1100 { 0x17000, "FCMP.D3D", ADD_FCMP16 },
1101 { 0x17880, "ADD.v4i8", ADD_TWO_SRC },
1102 { 0x178c0, "ADD.i32", ADD_TWO_SRC },
1103 { 0x17900, "ADD.v2i16", ADD_TWO_SRC },
1104 { 0x17a80, "SUB.v4i8", ADD_TWO_SRC },
1105 { 0x17ac0, "SUB.i32", ADD_TWO_SRC },
1106 { 0x17b00, "SUB.v2i16", ADD_TWO_SRC },
1107 { 0x17c10, "ADDC.i32", ADD_TWO_SRC }, // adds src0 to the bottom bit of src1
1108 { 0x17d80, "ADD.i32.i16.X", ADD_TWO_SRC },
1109 { 0x17d90, "ADD.i32.u16.X", ADD_TWO_SRC },
1110 { 0x17dc0, "ADD.i32.i16.Y", ADD_TWO_SRC },
1111 { 0x17dd0, "ADD.i32.u16.Y", ADD_TWO_SRC },
1112 { 0x18000, "LD_VAR_ADDR", ADD_VARYING_ADDRESS, false },
1113 { 0x19100, "DISCARD.FEQ.f16", ADD_TWO_SRC, false },
1114 { 0x19108, "DISCARD.FNE.f16", ADD_TWO_SRC, false },
1115 { 0x19110, "DISCARD.FLE.f16", ADD_TWO_SRC, false },
1116 { 0x19118, "DISCARD.FLT.f16", ADD_TWO_SRC, false },
1117 { 0x19180, "DISCARD.FEQ.f32", ADD_TWO_SRC, false },
1118 { 0x19188, "DISCARD.FNE.f32", ADD_TWO_SRC, false },
1119 { 0x19190, "DISCARD.FLE.f32", ADD_TWO_SRC, false },
1120 { 0x19198, "DISCARD.FLT.f32", ADD_TWO_SRC, false },
1121 { 0x191e8, "ATEST.f32", ADD_TWO_SRC, true },
1122 { 0x191f0, "ATEST.X.f16", ADD_TWO_SRC, true },
1123 { 0x191f8, "ATEST.Y.f16", ADD_TWO_SRC, true },
1124 { 0x19300, "ST_VAR.v1", ADD_THREE_SRC, true },
1125 { 0x19340, "ST_VAR.v2", ADD_THREE_SRC, true },
1126 { 0x19380, "ST_VAR.v3", ADD_THREE_SRC, true },
1127 { 0x193c0, "ST_VAR.v4", ADD_THREE_SRC, true },
1128 { 0x1952c, "BLEND", ADD_BLENDING, true },
1129 { 0x1a000, "LD_VAR.16", ADD_VARYING_INTERP, true },
1130 { 0x1ae60, "TEX", ADD_TEX, true },
1131 { 0x1b000, "TEX.f16", ADD_TEX_COMPACT, true },
1132 { 0x1c000, "RSHIFT_NAND.i32", ADD_SHIFT },
1133 { 0x1c400, "RSHIFT_AND.i32", ADD_SHIFT },
1134 { 0x1c800, "LSHIFT_NAND.i32", ADD_SHIFT },
1135 { 0x1cc00, "LSHIFT_AND.i32", ADD_SHIFT },
1136 { 0x1d000, "RSHIFT_XOR.i32", ADD_SHIFT },
1137 { 0x1d400, "LSHIFT_ADD.i32", ADD_SHIFT },
1138 { 0x1d800, "RSHIFT_SUB.i32", ADD_SHIFT },
1139 { 0x1dd18, "OR.i32", ADD_TWO_SRC },
1140 { 0x1dd20, "AND.i32", ADD_TWO_SRC },
1141 { 0x1dd60, "LSHIFT.i32", ADD_TWO_SRC },
1142 { 0x1dd50, "XOR.i32", ADD_TWO_SRC },
1143 { 0x1dd80, "RSHIFT.i32", ADD_TWO_SRC },
1144 { 0x1dda0, "ARSHIFT.i32", ADD_TWO_SRC },
1145 };
1146
1147 static struct add_op_info find_add_op_info(unsigned op)
1148 {
1149 for (unsigned i = 0; i < ARRAY_SIZE(add_op_infos); i++) {
1150 unsigned opCmp = ~0;
1151 switch (add_op_infos[i].src_type) {
1152 case ADD_ONE_SRC:
1153 case ADD_BLENDING:
1154 opCmp = op;
1155 break;
1156 case ADD_TWO_SRC:
1157 opCmp = op & ~0x7;
1158 break;
1159 case ADD_THREE_SRC:
1160 opCmp = op & ~0x3f;
1161 break;
1162 case ADD_SHIFT:
1163 opCmp = op & ~0x3ff;
1164 break;
1165 case ADD_TEX:
1166 opCmp = op & ~0xf;
1167 break;
1168 case ADD_FADD:
1169 case ADD_FMINMAX:
1170 case ADD_FADD16:
1171 opCmp = op & ~0x1fff;
1172 break;
1173 case ADD_FMINMAX16:
1174 case ADD_FADDMscale:
1175 opCmp = op & ~0xfff;
1176 break;
1177 case ADD_FCMP:
1178 case ADD_FCMP16:
1179 opCmp = op & ~0x7ff;
1180 break;
1181 case ADD_TEX_COMPACT:
1182 opCmp = op & ~0x3ff;
1183 break;
1184 case ADD_VARYING_INTERP:
1185 opCmp = op & ~0x7ff;
1186 break;
1187 case ADD_VARYING_ADDRESS:
1188 opCmp = op & ~0xfff;
1189 break;
1190 case ADD_LOAD_ATTR:
1191 case ADD_BRANCH:
1192 opCmp = op & ~0xfff;
1193 break;
1194 default:
1195 opCmp = ~0;
1196 break;
1197 }
1198 if (add_op_infos[i].op == opCmp)
1199 return add_op_infos[i];
1200 }
1201
1202 struct add_op_info info;
1203 snprintf(info.name, sizeof(info.name), "op%04x", op);
1204 info.op = op;
1205 info.src_type = ADD_TWO_SRC;
1206 info.has_data_reg = true;
1207 return info;
1208 }
1209
1210 static void dump_add(FILE *fp, uint64_t word, struct bifrost_regs regs,
1211 struct bifrost_regs next_regs, uint64_t *consts,
1212 unsigned data_reg, unsigned offset, bool verbose)
1213 {
1214 if (verbose) {
1215 fprintf(fp, "# ADD: %016" PRIx64 "\n", word);
1216 }
1217 struct bifrost_add_inst ADD;
1218 memcpy((char *) &ADD, (char *) &word, sizeof(ADD));
1219 struct add_op_info info = find_add_op_info(ADD.op);
1220
1221 fprintf(fp, "%s", info.name);
1222
1223 // float16 seems like it doesn't support output modifiers
1224 if (info.src_type == ADD_FADD || info.src_type == ADD_FMINMAX) {
1225 // output modifiers
1226 fprintf(fp, "%s", bi_output_mod_name(bits(ADD.op, 8, 10)));
1227 if (info.src_type == ADD_FADD)
1228 fprintf(fp, "%s", bi_round_mode_name(bits(ADD.op, 10, 12)));
1229 else
1230 fprintf(fp, "%s", bi_minmax_mode_name(bits(ADD.op, 10, 12)));
1231 } else if (info.src_type == ADD_FCMP || info.src_type == ADD_FCMP16) {
1232 dump_fcmp(fp, bits(ADD.op, 3, 6));
1233 if (info.src_type == ADD_FCMP)
1234 fprintf(fp, ".f32");
1235 else
1236 fprintf(fp, ".v2f16");
1237 } else if (info.src_type == ADD_FADDMscale) {
1238 switch ((ADD.op >> 6) & 0x7) {
1239 case 0:
1240 break;
1241 // causes GPU hangs on G71
1242 case 1:
1243 fprintf(fp, ".invalid");
1244 break;
1245 // Same as usual outmod value.
1246 case 2:
1247 fprintf(fp, ".clamp_0_1");
1248 break;
1249 // If src0 is infinite or NaN, flush it to zero so that the other
1250 // source is passed through unmodified.
1251 case 3:
1252 fprintf(fp, ".flush_src0_inf_nan");
1253 break;
1254 // Vice versa.
1255 case 4:
1256 fprintf(fp, ".flush_src1_inf_nan");
1257 break;
1258 // Every other case seems to behave the same as the above?
1259 default:
1260 fprintf(fp, ".unk%d", (ADD.op >> 6) & 0x7);
1261 break;
1262 }
1263 } else if (info.src_type == ADD_VARYING_INTERP) {
1264 if (ADD.op & 0x200)
1265 fprintf(fp, ".reuse");
1266 if (ADD.op & 0x400)
1267 fprintf(fp, ".flat");
1268 fprintf(fp, "%s", bi_interp_mode_name((ADD.op >> 7) & 0x3));
1269 fprintf(fp, ".v%d", ((ADD.op >> 5) & 0x3) + 1);
1270 } else if (info.src_type == ADD_BRANCH) {
1271 enum bifrost_branch_code branchCode = (enum bifrost_branch_code) ((ADD.op >> 6) & 0x3f);
1272 if (branchCode == BR_ALWAYS) {
1273 // unconditional branch
1274 } else {
1275 enum bifrost_branch_cond cond = (enum bifrost_branch_cond) ((ADD.op >> 6) & 0x7);
1276 enum branch_bit_size size = (enum branch_bit_size) ((ADD.op >> 9) & 0x7);
1277 bool portSwapped = (ADD.op & 0x7) < ADD.src0;
1278 // See the comment in branch_bit_size
1279 if (size == BR_SIZE_16YX0)
1280 portSwapped = true;
1281 if (size == BR_SIZE_16YX1)
1282 portSwapped = false;
1283 // These sizes are only for floating point comparisons, so the
1284 // non-floating-point comparisons are reused to encode the flipped
1285 // versions.
1286 if (size == BR_SIZE_32_AND_16X || size == BR_SIZE_32_AND_16Y)
1287 portSwapped = false;
1288 // There's only one argument, so we reuse the extra argument to
1289 // encode this.
1290 if (size == BR_SIZE_ZERO)
1291 portSwapped = !(ADD.op & 1);
1292
1293 switch (cond) {
1294 case BR_COND_LT:
1295 if (portSwapped)
1296 fprintf(fp, ".LT.u");
1297 else
1298 fprintf(fp, ".LT.i");
1299 break;
1300 case BR_COND_LE:
1301 if (size == BR_SIZE_32_AND_16X || size == BR_SIZE_32_AND_16Y) {
1302 fprintf(fp, ".UNE.f");
1303 } else {
1304 if (portSwapped)
1305 fprintf(fp, ".LE.u");
1306 else
1307 fprintf(fp, ".LE.i");
1308 }
1309 break;
1310 case BR_COND_GT:
1311 if (portSwapped)
1312 fprintf(fp, ".GT.u");
1313 else
1314 fprintf(fp, ".GT.i");
1315 break;
1316 case BR_COND_GE:
1317 if (portSwapped)
1318 fprintf(fp, ".GE.u");
1319 else
1320 fprintf(fp, ".GE.i");
1321 break;
1322 case BR_COND_EQ:
1323 if (portSwapped)
1324 fprintf(fp, ".NE.i");
1325 else
1326 fprintf(fp, ".EQ.i");
1327 break;
1328 case BR_COND_OEQ:
1329 if (portSwapped)
1330 fprintf(fp, ".UNE.f");
1331 else
1332 fprintf(fp, ".OEQ.f");
1333 break;
1334 case BR_COND_OGT:
1335 if (portSwapped)
1336 fprintf(fp, ".OGT.unk.f");
1337 else
1338 fprintf(fp, ".OGT.f");
1339 break;
1340 case BR_COND_OLT:
1341 if (portSwapped)
1342 fprintf(fp, ".OLT.unk.f");
1343 else
1344 fprintf(fp, ".OLT.f");
1345 break;
1346 }
1347 switch (size) {
1348 case BR_SIZE_32:
1349 case BR_SIZE_32_AND_16X:
1350 case BR_SIZE_32_AND_16Y:
1351 fprintf(fp, "32");
1352 break;
1353 case BR_SIZE_16XX:
1354 case BR_SIZE_16YY:
1355 case BR_SIZE_16YX0:
1356 case BR_SIZE_16YX1:
1357 fprintf(fp, "16");
1358 break;
1359 case BR_SIZE_ZERO: {
1360 unsigned ctrl = (ADD.op >> 1) & 0x3;
1361 if (ctrl == 0)
1362 fprintf(fp, "32.Z");
1363 else
1364 fprintf(fp, "16.Z");
1365 break;
1366 }
1367 }
1368 }
1369 } else if (info.src_type == ADD_SHIFT) {
1370 struct bifrost_shift_add shift;
1371 memcpy(&shift, &ADD, sizeof(ADD));
1372
1373 if (shift.invert_1)
1374 fprintf(fp, ".invert_1");
1375
1376 if (shift.invert_2)
1377 fprintf(fp, ".invert_2");
1378
1379 if (shift.zero)
1380 fprintf(fp, ".unk%u", shift.zero);
1381 } else if (info.src_type == ADD_VARYING_ADDRESS) {
1382 struct bifrost_ld_var_addr ld;
1383 memcpy(&ld, &ADD, sizeof(ADD));
1384 fprintf(fp, ".%s", bi_ldst_type_name(ld.type));
1385 } else if (info.src_type == ADD_LOAD_ATTR) {
1386 struct bifrost_ld_attr ld;
1387 memcpy(&ld, &ADD, sizeof(ADD));
1388
1389 if (ld.channels)
1390 fprintf(fp, ".v%d%s", ld.channels + 1, bi_ldst_type_name(ld.type));
1391 else
1392 fprintf(fp, ".%s", bi_ldst_type_name(ld.type));
1393 }
1394
1395 fprintf(fp, " ");
1396
1397 struct bifrost_reg_ctrl next_ctrl = DecodeRegCtrl(fp, next_regs);
1398 if (next_ctrl.add_write_unit != REG_WRITE_NONE) {
1399 fprintf(fp, "{R%d, T1}, ", GetRegToWrite(next_ctrl.add_write_unit, next_regs));
1400 } else {
1401 fprintf(fp, "T1, ");
1402 }
1403
1404 switch (info.src_type) {
1405 case ADD_BLENDING:
1406 // Note: in this case, regs.uniform_const == location | 0x8
1407 // This probably means we can't load uniforms or immediates in the
1408 // same instruction. This re-uses the encoding that normally means
1409 // "disabled", where the low 4 bits are ignored. Perhaps the extra
1410 // 0x8 or'd in indicates this is happening.
1411 fprintf(fp, "location:%d, ", regs.uniform_const & 0x7);
1412 // fallthrough
1413 case ADD_ONE_SRC:
1414 dump_src(fp, ADD.src0, regs, consts, false);
1415 break;
1416 case ADD_TEX:
1417 case ADD_TEX_COMPACT: {
1418 int tex_index;
1419 int sampler_index;
1420 bool dualTex = false;
1421
1422 fprintf(fp, "coords <");
1423 dump_src(fp, ADD.src0, regs, consts, false);
1424 fprintf(fp, ", ");
1425 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1426 fprintf(fp, ">, ");
1427
1428 if (info.src_type == ADD_TEX_COMPACT) {
1429 tex_index = (ADD.op >> 3) & 0x7;
1430 sampler_index = (ADD.op >> 7) & 0x7;
1431 bool unknown = (ADD.op & 0x40);
1432 // TODO: figure out if the unknown bit is ever 0
1433 if (!unknown)
1434 fprintf(fp, "unknown ");
1435 } else {
1436 uint64_t constVal = get_const(consts, regs);
1437 uint32_t controlBits = (ADD.op & 0x8) ? (constVal >> 32) : constVal;
1438 struct bifrost_tex_ctrl ctrl;
1439 memcpy((char *) &ctrl, (char *) &controlBits, sizeof(ctrl));
1440
1441 /* Dual-tex triggered for adjacent texturing
1442 * instructions with the same coordinates to different
1443 * textures/samplers. Observed for the compact
1444 * (2D/normal) case. */
1445
1446 if ((ctrl.result_type & 7) == 1) {
1447 bool f32 = ctrl.result_type & 8;
1448
1449 struct bifrost_dual_tex_ctrl dualCtrl;
1450 memcpy((char *) &dualCtrl, (char *) &controlBits, sizeof(ctrl));
1451 fprintf(fp, "(dualtex) tex0:%d samp0:%d tex1:%d samp1:%d %s",
1452 dualCtrl.tex_index0, dualCtrl.sampler_index0,
1453 dualCtrl.tex_index1, dualCtrl.sampler_index1,
1454 f32 ? "f32" : "f16");
1455 if (dualCtrl.unk0 != 3)
1456 fprintf(fp, "unk:%d ", dualCtrl.unk0);
1457 dualTex = true;
1458 } else {
1459 if (ctrl.no_merge_index) {
1460 tex_index = ctrl.tex_index;
1461 sampler_index = ctrl.sampler_index;
1462 } else {
1463 tex_index = sampler_index = ctrl.tex_index;
1464 unsigned unk = ctrl.sampler_index >> 2;
1465 if (unk != 3)
1466 fprintf(fp, "unk:%d ", unk);
1467 if (ctrl.sampler_index & 1)
1468 tex_index = -1;
1469 if (ctrl.sampler_index & 2)
1470 sampler_index = -1;
1471 }
1472
1473 if (ctrl.unk0 != 3)
1474 fprintf(fp, "unk0:%d ", ctrl.unk0);
1475 if (ctrl.unk1)
1476 fprintf(fp, "unk1 ");
1477 if (ctrl.unk2 != 0xf)
1478 fprintf(fp, "unk2:%x ", ctrl.unk2);
1479
1480 switch (ctrl.result_type) {
1481 case 0x4:
1482 fprintf(fp, "f32 ");
1483 break;
1484 case 0xe:
1485 fprintf(fp, "i32 ");
1486 break;
1487 case 0xf:
1488 fprintf(fp, "u32 ");
1489 break;
1490 default:
1491 fprintf(fp, "unktype(%x) ", ctrl.result_type);
1492 }
1493
1494 switch (ctrl.tex_type) {
1495 case 0:
1496 fprintf(fp, "cube ");
1497 break;
1498 case 1:
1499 fprintf(fp, "buffer ");
1500 break;
1501 case 2:
1502 fprintf(fp, "2D ");
1503 break;
1504 case 3:
1505 fprintf(fp, "3D ");
1506 break;
1507 }
1508
1509 if (ctrl.is_shadow)
1510 fprintf(fp, "shadow ");
1511 if (ctrl.is_array)
1512 fprintf(fp, "array ");
1513
1514 if (!ctrl.filter) {
1515 if (ctrl.calc_gradients) {
1516 int comp = (controlBits >> 20) & 0x3;
1517 fprintf(fp, "txg comp:%d ", comp);
1518 } else {
1519 fprintf(fp, "txf ");
1520 }
1521 } else {
1522 if (!ctrl.not_supply_lod) {
1523 if (ctrl.compute_lod)
1524 fprintf(fp, "lod_bias ");
1525 else
1526 fprintf(fp, "lod ");
1527 }
1528
1529 if (!ctrl.calc_gradients)
1530 fprintf(fp, "grad ");
1531 }
1532
1533 if (ctrl.texel_offset)
1534 fprintf(fp, "offset ");
1535 }
1536 }
1537
1538 if (!dualTex) {
1539 if (tex_index == -1)
1540 fprintf(fp, "tex:indirect ");
1541 else
1542 fprintf(fp, "tex:%d ", tex_index);
1543
1544 if (sampler_index == -1)
1545 fprintf(fp, "samp:indirect ");
1546 else
1547 fprintf(fp, "samp:%d ", sampler_index);
1548 }
1549 break;
1550 }
1551 case ADD_VARYING_INTERP: {
1552 unsigned addr = ADD.op & 0x1f;
1553 if (addr < 0b10100) {
1554 // direct addr
1555 fprintf(fp, "%d", addr);
1556 } else if (addr < 0b11000) {
1557 if (addr == 22)
1558 fprintf(fp, "fragw");
1559 else if (addr == 23)
1560 fprintf(fp, "fragz");
1561 else
1562 fprintf(fp, "unk%d", addr);
1563 } else {
1564 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1565 }
1566 fprintf(fp, ", ");
1567 dump_src(fp, ADD.src0, regs, consts, false);
1568 break;
1569 }
1570 case ADD_VARYING_ADDRESS: {
1571 dump_src(fp, ADD.src0, regs, consts, false);
1572 fprintf(fp, ", ");
1573 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1574 fprintf(fp, ", ");
1575 unsigned location = (ADD.op >> 3) & 0x1f;
1576 if (location < 16) {
1577 fprintf(fp, "location:%d", location);
1578 } else if (location == 20) {
1579 fprintf(fp, "location:%u", (uint32_t) get_const(consts, regs));
1580 } else if (location == 21) {
1581 fprintf(fp, "location:%u", (uint32_t) (get_const(consts, regs) >> 32));
1582 } else {
1583 fprintf(fp, "location:%d(unk)", location);
1584 }
1585 break;
1586 }
1587 case ADD_LOAD_ATTR:
1588 fprintf(fp, "location:%d, ", (ADD.op >> 3) & 0x1f);
1589 case ADD_TWO_SRC:
1590 dump_src(fp, ADD.src0, regs, consts, false);
1591 fprintf(fp, ", ");
1592 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1593 break;
1594 case ADD_THREE_SRC:
1595 dump_src(fp, ADD.src0, regs, consts, false);
1596 fprintf(fp, ", ");
1597 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1598 fprintf(fp, ", ");
1599 dump_src(fp, (ADD.op >> 3) & 0x7, regs, consts, false);
1600 break;
1601 case ADD_SHIFT: {
1602 struct bifrost_shift_add shift;
1603 memcpy(&shift, &ADD, sizeof(ADD));
1604 dump_src(fp, shift.src0, regs, consts, false);
1605 fprintf(fp, ", ");
1606 dump_src(fp, shift.src1, regs, consts, false);
1607 fprintf(fp, ", ");
1608 dump_src(fp, shift.src2, regs, consts, false);
1609 break;
1610 }
1611 case ADD_FADD:
1612 case ADD_FMINMAX:
1613 if (ADD.op & 0x10)
1614 fprintf(fp, "-");
1615 if (ADD.op & 0x1000)
1616 fprintf(fp, "abs(");
1617 dump_src(fp, ADD.src0, regs, consts, false);
1618 switch ((ADD.op >> 6) & 0x3) {
1619 case 3:
1620 fprintf(fp, ".x");
1621 break;
1622 default:
1623 break;
1624 }
1625 if (ADD.op & 0x1000)
1626 fprintf(fp, ")");
1627 fprintf(fp, ", ");
1628 if (ADD.op & 0x20)
1629 fprintf(fp, "-");
1630 if (ADD.op & 0x8)
1631 fprintf(fp, "abs(");
1632 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1633 switch ((ADD.op >> 6) & 0x3) {
1634 case 1:
1635 case 3:
1636 fprintf(fp, ".x");
1637 break;
1638 case 2:
1639 fprintf(fp, ".y");
1640 break;
1641 case 0:
1642 break;
1643 default:
1644 fprintf(fp, ".unk");
1645 break;
1646 }
1647 if (ADD.op & 0x8)
1648 fprintf(fp, ")");
1649 break;
1650 case ADD_FADD16:
1651 if (ADD.op & 0x10)
1652 fprintf(fp, "-");
1653 if (ADD.op & 0x1000)
1654 fprintf(fp, "abs(");
1655 dump_src(fp, ADD.src0, regs, consts, false);
1656 if (ADD.op & 0x1000)
1657 fprintf(fp, ")");
1658 dump_16swizzle(fp, (ADD.op >> 6) & 0x3);
1659 fprintf(fp, ", ");
1660 if (ADD.op & 0x20)
1661 fprintf(fp, "-");
1662 if (ADD.op & 0x8)
1663 fprintf(fp, "abs(");
1664 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1665 dump_16swizzle(fp, (ADD.op >> 8) & 0x3);
1666 if (ADD.op & 0x8)
1667 fprintf(fp, ")");
1668 break;
1669 case ADD_FMINMAX16: {
1670 bool abs1 = ADD.op & 0x8;
1671 bool abs2 = (ADD.op & 0x7) < ADD.src0;
1672 if (ADD.op & 0x10)
1673 fprintf(fp, "-");
1674 if (abs1 || abs2)
1675 fprintf(fp, "abs(");
1676 dump_src(fp, ADD.src0, regs, consts, false);
1677 dump_16swizzle(fp, (ADD.op >> 6) & 0x3);
1678 if (abs1 || abs2)
1679 fprintf(fp, ")");
1680 fprintf(fp, ", ");
1681 if (ADD.op & 0x20)
1682 fprintf(fp, "-");
1683 if (abs1 && abs2)
1684 fprintf(fp, "abs(");
1685 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1686 dump_16swizzle(fp, (ADD.op >> 8) & 0x3);
1687 if (abs1 && abs2)
1688 fprintf(fp, ")");
1689 fprintf(fp, "/* %X */\n", (ADD.op >> 10) & 0x3); /* mode */
1690 break;
1691 }
1692 case ADD_FADDMscale: {
1693 if (ADD.op & 0x400)
1694 fprintf(fp, "-");
1695 if (ADD.op & 0x200)
1696 fprintf(fp, "abs(");
1697 dump_src(fp, ADD.src0, regs, consts, false);
1698 if (ADD.op & 0x200)
1699 fprintf(fp, ")");
1700
1701 fprintf(fp, ", ");
1702
1703 if (ADD.op & 0x800)
1704 fprintf(fp, "-");
1705 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1706
1707 fprintf(fp, ", ");
1708
1709 dump_src(fp, (ADD.op >> 3) & 0x7, regs, consts, false);
1710 break;
1711 }
1712 case ADD_FCMP:
1713 if (ADD.op & 0x400) {
1714 fprintf(fp, "-");
1715 }
1716 if (ADD.op & 0x100) {
1717 fprintf(fp, "abs(");
1718 }
1719 dump_src(fp, ADD.src0, regs, consts, false);
1720 switch ((ADD.op >> 6) & 0x3) {
1721 case 3:
1722 fprintf(fp, ".x");
1723 break;
1724 default:
1725 break;
1726 }
1727 if (ADD.op & 0x100) {
1728 fprintf(fp, ")");
1729 }
1730 fprintf(fp, ", ");
1731 if (ADD.op & 0x200) {
1732 fprintf(fp, "abs(");
1733 }
1734 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1735 switch ((ADD.op >> 6) & 0x3) {
1736 case 1:
1737 case 3:
1738 fprintf(fp, ".x");
1739 break;
1740 case 2:
1741 fprintf(fp, ".y");
1742 break;
1743 case 0:
1744 break;
1745 default:
1746 fprintf(fp, ".unk");
1747 break;
1748 }
1749 if (ADD.op & 0x200) {
1750 fprintf(fp, ")");
1751 }
1752 break;
1753 case ADD_FCMP16:
1754 dump_src(fp, ADD.src0, regs, consts, false);
1755 dump_16swizzle(fp, (ADD.op >> 6) & 0x3);
1756 fprintf(fp, ", ");
1757 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1758 dump_16swizzle(fp, (ADD.op >> 8) & 0x3);
1759 break;
1760 case ADD_BRANCH: {
1761 enum bifrost_branch_code code = (enum bifrost_branch_code) ((ADD.op >> 6) & 0x3f);
1762 enum branch_bit_size size = (enum branch_bit_size) ((ADD.op >> 9) & 0x7);
1763 if (code != BR_ALWAYS) {
1764 dump_src(fp, ADD.src0, regs, consts, false);
1765 switch (size) {
1766 case BR_SIZE_16XX:
1767 fprintf(fp, ".x");
1768 break;
1769 case BR_SIZE_16YY:
1770 case BR_SIZE_16YX0:
1771 case BR_SIZE_16YX1:
1772 fprintf(fp, ".y");
1773 break;
1774 case BR_SIZE_ZERO: {
1775 unsigned ctrl = (ADD.op >> 1) & 0x3;
1776 switch (ctrl) {
1777 case 1:
1778 fprintf(fp, ".y");
1779 break;
1780 case 2:
1781 fprintf(fp, ".x");
1782 break;
1783 default:
1784 break;
1785 }
1786 }
1787 default:
1788 break;
1789 }
1790 fprintf(fp, ", ");
1791 }
1792 if (code != BR_ALWAYS && size != BR_SIZE_ZERO) {
1793 dump_src(fp, ADD.op & 0x7, regs, consts, false);
1794 switch (size) {
1795 case BR_SIZE_16XX:
1796 case BR_SIZE_16YX0:
1797 case BR_SIZE_16YX1:
1798 case BR_SIZE_32_AND_16X:
1799 fprintf(fp, ".x");
1800 break;
1801 case BR_SIZE_16YY:
1802 case BR_SIZE_32_AND_16Y:
1803 fprintf(fp, ".y");
1804 break;
1805 default:
1806 break;
1807 }
1808 fprintf(fp, ", ");
1809 }
1810 // I haven't had the chance to test if this actually specifies the
1811 // branch offset, since I couldn't get it to produce values other
1812 // than 5 (uniform/const high), but these three bits are always
1813 // consistent across branch instructions, so it makes sense...
1814 int offsetSrc = (ADD.op >> 3) & 0x7;
1815 if (offsetSrc == 4 || offsetSrc == 5) {
1816 // If the offset is known/constant, we can decode it
1817 uint32_t raw_offset;
1818 if (offsetSrc == 4)
1819 raw_offset = get_const(consts, regs);
1820 else
1821 raw_offset = get_const(consts, regs) >> 32;
1822 // The high 4 bits are flags, while the rest is the
1823 // twos-complement offset in bytes (here we convert to
1824 // clauses).
1825 int32_t branch_offset = ((int32_t) raw_offset << 4) >> 8;
1826
1827 // If high4 is the high 4 bits of the last 64-bit constant,
1828 // this is calculated as (high4 + 4) & 0xf, or 0 if the branch
1829 // offset itself is the last constant. Not sure if this is
1830 // actually used, or just garbage in unused bits, but in any
1831 // case, we can just ignore it here since it's redundant. Note
1832 // that if there is any padding, this will be 4 since the
1833 // padding counts as the last constant.
1834 unsigned flags = raw_offset >> 28;
1835 (void) flags;
1836
1837 // Note: the offset is in bytes, relative to the beginning of the
1838 // current clause, so a zero offset would be a loop back to the
1839 // same clause (annoyingly different from Midgard).
1840 fprintf(fp, "clause_%d", offset + branch_offset);
1841 } else {
1842 dump_src(fp, offsetSrc, regs, consts, false);
1843 }
1844 }
1845 }
1846 if (info.has_data_reg) {
1847 fprintf(fp, ", R%d", data_reg);
1848 }
1849 fprintf(fp, "\n");
1850 }
1851
1852 void dump_instr(FILE *fp, const struct bifrost_alu_inst *instr,
1853 struct bifrost_regs next_regs, uint64_t *consts,
1854 unsigned data_reg, unsigned offset, bool verbose)
1855 {
1856 struct bifrost_regs regs;
1857 memcpy((char *) &regs, (char *) &instr->reg_bits, sizeof(regs));
1858
1859 if (verbose) {
1860 fprintf(fp, "# regs: %016" PRIx64 "\n", instr->reg_bits);
1861 dump_regs(fp, regs);
1862 }
1863 dump_fma(fp, instr->fma_bits, regs, next_regs, consts, verbose);
1864 dump_add(fp, instr->add_bits, regs, next_regs, consts, data_reg, offset, verbose);
1865 }
1866
1867 bool dump_clause(FILE *fp, uint32_t *words, unsigned *size, unsigned offset, bool verbose)
1868 {
1869 // State for a decoded clause
1870 struct bifrost_alu_inst instrs[8] = {};
1871 uint64_t consts[6] = {};
1872 unsigned num_instrs = 0;
1873 unsigned num_consts = 0;
1874 uint64_t header_bits = 0;
1875 bool stopbit = false;
1876
1877 unsigned i;
1878 for (i = 0; ; i++, words += 4) {
1879 if (verbose) {
1880 fprintf(fp, "# ");
1881 for (int j = 0; j < 4; j++)
1882 fprintf(fp, "%08x ", words[3 - j]); // low bit on the right
1883 fprintf(fp, "\n");
1884 }
1885 unsigned tag = bits(words[0], 0, 8);
1886
1887 // speculatively decode some things that are common between many formats, so we can share some code
1888 struct bifrost_alu_inst main_instr = {};
1889 // 20 bits
1890 main_instr.add_bits = bits(words[2], 2, 32 - 13);
1891 // 23 bits
1892 main_instr.fma_bits = bits(words[1], 11, 32) | bits(words[2], 0, 2) << (32 - 11);
1893 // 35 bits
1894 main_instr.reg_bits = ((uint64_t) bits(words[1], 0, 11)) << 24 | (uint64_t) bits(words[0], 8, 32);
1895
1896 uint64_t const0 = bits(words[0], 8, 32) << 4 | (uint64_t) words[1] << 28 | bits(words[2], 0, 4) << 60;
1897 uint64_t const1 = bits(words[2], 4, 32) << 4 | (uint64_t) words[3] << 32;
1898
1899 bool stop = tag & 0x40;
1900
1901 if (verbose) {
1902 fprintf(fp, "# tag: 0x%02x\n", tag);
1903 }
1904 if (tag & 0x80) {
1905 unsigned idx = stop ? 5 : 2;
1906 main_instr.add_bits |= ((tag >> 3) & 0x7) << 17;
1907 instrs[idx + 1] = main_instr;
1908 instrs[idx].add_bits = bits(words[3], 0, 17) | ((tag & 0x7) << 17);
1909 instrs[idx].fma_bits |= bits(words[2], 19, 32) << 10;
1910 consts[0] = bits(words[3], 17, 32) << 4;
1911 } else {
1912 bool done = false;
1913 switch ((tag >> 3) & 0x7) {
1914 case 0x0:
1915 switch (tag & 0x7) {
1916 case 0x3:
1917 main_instr.add_bits |= bits(words[3], 29, 32) << 17;
1918 instrs[1] = main_instr;
1919 num_instrs = 2;
1920 done = stop;
1921 break;
1922 case 0x4:
1923 instrs[2].add_bits = bits(words[3], 0, 17) | bits(words[3], 29, 32) << 17;
1924 instrs[2].fma_bits |= bits(words[2], 19, 32) << 10;
1925 consts[0] = const0;
1926 num_instrs = 3;
1927 num_consts = 1;
1928 done = stop;
1929 break;
1930 case 0x1:
1931 case 0x5:
1932 instrs[2].add_bits = bits(words[3], 0, 17) | bits(words[3], 29, 32) << 17;
1933 instrs[2].fma_bits |= bits(words[2], 19, 32) << 10;
1934 main_instr.add_bits |= bits(words[3], 26, 29) << 17;
1935 instrs[3] = main_instr;
1936 if ((tag & 0x7) == 0x5) {
1937 num_instrs = 4;
1938 done = stop;
1939 }
1940 break;
1941 case 0x6:
1942 instrs[5].add_bits = bits(words[3], 0, 17) | bits(words[3], 29, 32) << 17;
1943 instrs[5].fma_bits |= bits(words[2], 19, 32) << 10;
1944 consts[0] = const0;
1945 num_instrs = 6;
1946 num_consts = 1;
1947 done = stop;
1948 break;
1949 case 0x7:
1950 instrs[5].add_bits = bits(words[3], 0, 17) | bits(words[3], 29, 32) << 17;
1951 instrs[5].fma_bits |= bits(words[2], 19, 32) << 10;
1952 main_instr.add_bits |= bits(words[3], 26, 29) << 17;
1953 instrs[6] = main_instr;
1954 num_instrs = 7;
1955 done = stop;
1956 break;
1957 default:
1958 fprintf(fp, "unknown tag bits 0x%02x\n", tag);
1959 }
1960 break;
1961 case 0x2:
1962 case 0x3: {
1963 unsigned idx = ((tag >> 3) & 0x7) == 2 ? 4 : 7;
1964 main_instr.add_bits |= (tag & 0x7) << 17;
1965 instrs[idx] = main_instr;
1966 consts[0] |= (bits(words[2], 19, 32) | ((uint64_t) words[3] << 13)) << 19;
1967 num_consts = 1;
1968 num_instrs = idx + 1;
1969 done = stop;
1970 break;
1971 }
1972 case 0x4: {
1973 unsigned idx = stop ? 4 : 1;
1974 main_instr.add_bits |= (tag & 0x7) << 17;
1975 instrs[idx] = main_instr;
1976 instrs[idx + 1].fma_bits |= bits(words[3], 22, 32);
1977 instrs[idx + 1].reg_bits = bits(words[2], 19, 32) | (bits(words[3], 0, 22) << (32 - 19));
1978 break;
1979 }
1980 case 0x1:
1981 // only constants can come after this
1982 num_instrs = 1;
1983 done = stop;
1984 case 0x5:
1985 header_bits = bits(words[2], 19, 32) | ((uint64_t) words[3] << (32 - 19));
1986 main_instr.add_bits |= (tag & 0x7) << 17;
1987 instrs[0] = main_instr;
1988 break;
1989 case 0x6:
1990 case 0x7: {
1991 unsigned pos = tag & 0xf;
1992 // note that `pos' encodes both the total number of
1993 // instructions and the position in the constant stream,
1994 // presumably because decoded constants and instructions
1995 // share a buffer in the decoder, but we only care about
1996 // the position in the constant stream; the total number of
1997 // instructions is redundant.
1998 unsigned const_idx = 0;
1999 switch (pos) {
2000 case 0:
2001 case 1:
2002 case 2:
2003 case 6:
2004 const_idx = 0;
2005 break;
2006 case 3:
2007 case 4:
2008 case 7:
2009 case 9:
2010 const_idx = 1;
2011 break;
2012 case 5:
2013 case 0xa:
2014 const_idx = 2;
2015 break;
2016 case 8:
2017 case 0xb:
2018 case 0xc:
2019 const_idx = 3;
2020 break;
2021 case 0xd:
2022 const_idx = 4;
2023 break;
2024 default:
2025 fprintf(fp, "# unknown pos 0x%x\n", pos);
2026 break;
2027 }
2028
2029 if (num_consts < const_idx + 2)
2030 num_consts = const_idx + 2;
2031
2032 consts[const_idx] = const0;
2033 consts[const_idx + 1] = const1;
2034 done = stop;
2035 break;
2036 }
2037 default:
2038 break;
2039 }
2040
2041 if (done)
2042 break;
2043 }
2044 }
2045
2046 *size = i + 1;
2047
2048 if (verbose) {
2049 fprintf(fp, "# header: %012" PRIx64 "\n", header_bits);
2050 }
2051
2052 struct bifrost_header header;
2053 memcpy((char *) &header, (char *) &header_bits, sizeof(struct bifrost_header));
2054 dump_header(fp, header, verbose);
2055 if (!header.no_end_of_shader)
2056 stopbit = true;
2057
2058 fprintf(fp, "{\n");
2059 for (i = 0; i < num_instrs; i++) {
2060 struct bifrost_regs next_regs;
2061 if (i + 1 == num_instrs) {
2062 memcpy((char *) &next_regs, (char *) &instrs[0].reg_bits,
2063 sizeof(next_regs));
2064 } else {
2065 memcpy((char *) &next_regs, (char *) &instrs[i + 1].reg_bits,
2066 sizeof(next_regs));
2067 }
2068
2069 dump_instr(fp, &instrs[i], next_regs, consts, header.datareg, offset, verbose);
2070 }
2071 fprintf(fp, "}\n");
2072
2073 if (verbose) {
2074 for (unsigned i = 0; i < num_consts; i++) {
2075 fprintf(fp, "# const%d: %08" PRIx64 "\n", 2 * i, consts[i] & 0xffffffff);
2076 fprintf(fp, "# const%d: %08" PRIx64 "\n", 2 * i + 1, consts[i] >> 32);
2077 }
2078 }
2079 return stopbit;
2080 }
2081
2082 void disassemble_bifrost(FILE *fp, uint8_t *code, size_t size, bool verbose)
2083 {
2084 uint32_t *words = (uint32_t *) code;
2085 uint32_t *words_end = words + (size / 4);
2086 // used for displaying branch targets
2087 unsigned offset = 0;
2088 while (words != words_end) {
2089 // we don't know what the program-end bit is quite yet, so for now just
2090 // assume that an all-0 quadword is padding
2091 uint32_t zero[4] = {};
2092 if (memcmp(words, zero, 4 * sizeof(uint32_t)) == 0)
2093 break;
2094 fprintf(fp, "clause_%d:\n", offset);
2095 unsigned size;
2096 if (dump_clause(fp, words, &size, offset, verbose) == true) {
2097 break;
2098 }
2099 words += size * 4;
2100 offset += size;
2101 }
2102 }
2103