Config: Enable using O3 CPU and Ruby in SE mode
[gem5.git] / src / sim / System.py
1 # Copyright (c) 2005-2007 The Regents of The University of Michigan
2 # Copyright (c) 2011 Regents of the University of California
3 # All rights reserved.
4 #
5 # Redistribution and use in source and binary forms, with or without
6 # modification, are permitted provided that the following conditions are
7 # met: redistributions of source code must retain the above copyright
8 # notice, this list of conditions and the following disclaimer;
9 # redistributions in binary form must reproduce the above copyright
10 # notice, this list of conditions and the following disclaimer in the
11 # documentation and/or other materials provided with the distribution;
12 # neither the name of the copyright holders nor the names of its
13 # contributors may be used to endorse or promote products derived from
14 # this software without specific prior written permission.
15 #
16 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 #
28 # Authors: Nathan Binkert
29 # Rick Strong
30
31 from m5.SimObject import SimObject
32 from m5.defines import buildEnv
33 from m5.params import *
34 from m5.proxy import *
35
36 from PhysicalMemory import *
37
38 class MemoryMode(Enum): vals = ['invalid', 'atomic', 'timing']
39
40 class System(MemObject):
41 type = 'System'
42 system_port = Port("System port")
43
44 @classmethod
45 def export_method_cxx_predecls(cls, code):
46 code('#include "sim/system.hh"')
47
48 @classmethod
49 def export_methods(cls, code):
50 code('''
51 Enums::MemoryMode getMemoryMode();
52 void setMemoryMode(Enums::MemoryMode mode);
53 ''')
54
55 physmem = Param.PhysicalMemory("Physical Memory")
56 mem_mode = Param.MemoryMode('atomic', "The mode the memory system is in")
57 memories = VectorParam.PhysicalMemory(Self.all, "All memories is the system")
58 work_item_id = Param.Int(-1, "specific work item id")
59 num_work_ids = Param.Int(16, "Number of distinct work item types")
60 work_begin_cpu_id_exit = Param.Int(-1,
61 "work started on specific id, now exit simulation")
62 work_begin_ckpt_count = Param.Counter(0,
63 "create checkpoint when work items begin count value is reached")
64 work_begin_exit_count = Param.Counter(0,
65 "exit simulation when work items begin count value is reached")
66 work_end_ckpt_count = Param.Counter(0,
67 "create checkpoint when work items end count value is reached")
68 work_end_exit_count = Param.Counter(0,
69 "exit simulation when work items end count value is reached")
70 work_cpus_ckpt_count = Param.Counter(0,
71 "create checkpoint when active cpu count value is reached")
72
73 if buildEnv['FULL_SYSTEM']:
74 abstract = True
75 boot_cpu_frequency = Param.Frequency(Self.cpu[0].clock.frequency,
76 "boot processor frequency")
77 init_param = Param.UInt64(0, "numerical value to pass into simulator")
78 boot_osflags = Param.String("a", "boot flags to pass to the kernel")
79 kernel = Param.String("", "file that contains the kernel code")
80 readfile = Param.String("", "file to read startup script from")
81 symbolfile = Param.String("", "file to get the symbols from")
82 load_addr_mask = Param.UInt64(0xffffffffff,
83 "Address to mask loading binaries with");