2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution;
12 * neither the name of the copyright holders nor the names of its
13 * contributors may be used to endorse or promote products derived from
14 * this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 * Authors: Nathan Binkert
31 // This file will contain default statistics for the simulator that
32 // don't really belong to a specific simulator object
38 #include "base/callback.hh"
39 #include "base/hostinfo.hh"
40 #include "base/statistics.hh"
41 #include "base/time.hh"
42 #include "config/the_isa.hh"
44 #include "arch/noisa/cpu_dummy.hh"
46 #include "cpu/base.hh"
49 #include "sim/eventq.hh"
50 #include "sim/stat_control.hh"
54 Stats::Formula simSeconds
;
55 Stats::Value simTicks
;
56 Stats::Value finalTick
;
64 struct SimTicksReset
: public Callback
69 startTick
= curTick();
79 Time elapsed
= now
- statTime
;
86 return curTick() - startTick
;
95 SimTicksReset simTicksReset
;
99 Stats::Formula hostInstRate
;
100 Stats::Formula hostOpRate
;
101 Stats::Formula hostTickRate
;
102 Stats::Value hostMemory
;
103 Stats::Value hostSeconds
;
105 Stats::Value simInsts
;
114 .functor(BaseCPU::numSimulatedInsts
)
116 .desc("Number of instructions simulated")
122 .functor(BaseCPU::numSimulatedOps
)
124 .desc("Number of ops (including micro ops) simulated")
131 .desc("Number of seconds simulated")
135 .scalar(SimClock::Frequency
)
137 .desc("Frequency of simulated ticks")
141 .functor(statElapsedTicks
)
143 .desc("Number of ticks simulated")
147 .functor(statFinalTick
)
149 .desc("Number of ticks from beginning of simulation \
150 (restored from checkpoints and never reset)")
154 .name("host_inst_rate")
155 .desc("Simulator instruction rate (inst/s)")
161 .name("host_op_rate")
162 .desc("Simulator op (including micro ops) rate (op/s)")
169 .name("host_mem_usage")
170 .desc("Number of bytes of host memory used")
175 .functor(statElapsedTime
)
176 .name("host_seconds")
177 .desc("Real time elapsed on the host")
182 .name("host_tick_rate")
183 .desc("Simulator tick rate (ticks/s)")
187 simSeconds
= simTicks
/ simFreq
;
188 hostInstRate
= simInsts
/ hostSeconds
;
189 hostOpRate
= simOps
/ hostSeconds
;
190 hostTickRate
= simTicks
/ hostSeconds
;
192 registerResetCallback(&simTicksReset
);
198 static Global global
;
201 class StatEvent
: public Event
209 StatEvent(bool _dump
, bool _reset
, Tick _repeat
)
210 : Event(Stat_Event_Pri
, AutoDelete
),
211 dump(_dump
), reset(_reset
), repeat(_repeat
)
225 Stats::schedStatEvent(dump
, reset
, curTick() + repeat
, repeat
);
231 schedStatEvent(bool dump
, bool reset
, Tick when
, Tick repeat
)
233 Event
*event
= new StatEvent(dump
, reset
, repeat
);
234 mainEventQueue
.schedule(event
, when
);