projects / mesa.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
vk/device: Use anv_batch_emit for MI_BATCH_BUFFER_START
[mesa.git] / src / vulkan / device.c
1 /*
2 * Copyright © 2015 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 */
23
24 #include <assert.h>
25 #include <stdbool.h>
26 #include <string.h>
27 #include <unistd.h>
28 #include <fcntl.h>
29
30 #include "private.h"
31
32 static int
33 anv_env_get_int(const char *name)
34 {
35 const char *val = getenv(name);
36
37 if (!val)
38 return 0;
39
40 return strtol(val, NULL, 0);
41 }
42
43 static VkResult
44 fill_physical_device(struct anv_physical_device *device,
45 struct anv_instance *instance,
46 const char *path)
47 {
48 int fd;
49
50 fd = open("/dev/dri/renderD128", O_RDWR | O_CLOEXEC);
51 if (fd < 0)
52 return vk_error(VK_ERROR_UNAVAILABLE);
53
54 device->instance = instance;
55 device->path = path;
56
57 device->chipset_id = anv_env_get_int("INTEL_DEVID_OVERRIDE");
58 device->no_hw = false;
59 if (device->chipset_id) {
60 /* INTEL_DEVID_OVERRIDE implies INTEL_NO_HW. */
61 device->no_hw = true;
62 } else {
63 device->chipset_id = anv_gem_get_param(fd, I915_PARAM_CHIPSET_ID);
64 }
65 if (!device->chipset_id)
66 goto fail;
67
68 device->name = brw_get_device_name(device->chipset_id);
69 device->info = brw_get_device_info(device->chipset_id, -1);
70 if (!device->info)
71 goto fail;
72
73 if (!anv_gem_get_param(fd, I915_PARAM_HAS_WAIT_TIMEOUT))
74 goto fail;
75
76 if (!anv_gem_get_param(fd, I915_PARAM_HAS_EXECBUF2))
77 goto fail;
78
79 if (!anv_gem_get_param(fd, I915_PARAM_HAS_LLC))
80 goto fail;
81
82 if (!anv_gem_get_param(fd, I915_PARAM_HAS_EXEC_CONSTANTS))
83 goto fail;
84
85 close(fd);
86
87 return VK_SUCCESS;
88
89 fail:
90 close(fd);
91
92 return vk_error(VK_ERROR_UNAVAILABLE);
93 }
94
95 static void *default_alloc(
96 void* pUserData,
97 size_t size,
98 size_t alignment,
99 VkSystemAllocType allocType)
100 {
101 return malloc(size);
102 }
103
104 static void default_free(
105 void* pUserData,
106 void* pMem)
107 {
108 free(pMem);
109 }
110
111 static const VkAllocCallbacks default_alloc_callbacks = {
112 .pUserData = NULL,
113 .pfnAlloc = default_alloc,
114 .pfnFree = default_free
115 };
116
117 VkResult anv_CreateInstance(
118 const VkInstanceCreateInfo* pCreateInfo,
119 VkInstance* pInstance)
120 {
121 struct anv_instance *instance;
122 const VkAllocCallbacks *alloc_callbacks = &default_alloc_callbacks;
123 void *user_data = NULL;
124 VkResult result;
125
126 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_INSTANCE_CREATE_INFO);
127
128 if (pCreateInfo->pAllocCb) {
129 alloc_callbacks = pCreateInfo->pAllocCb;
130 user_data = pCreateInfo->pAllocCb->pUserData;
131 }
132 instance = alloc_callbacks->pfnAlloc(user_data, sizeof(*instance), 8,
133 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
134 if (!instance)
135 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
136
137 instance->pAllocUserData = alloc_callbacks->pUserData;
138 instance->pfnAlloc = alloc_callbacks->pfnAlloc;
139 instance->pfnFree = alloc_callbacks->pfnFree;
140 instance->apiVersion = pCreateInfo->pAppInfo->apiVersion;
141
142 instance->physicalDeviceCount = 0;
143 result = fill_physical_device(&instance->physicalDevice,
144 instance, "/dev/dri/renderD128");
145
146 if (result != VK_SUCCESS)
147 return result;
148
149 instance->physicalDeviceCount++;
150 *pInstance = (VkInstance) instance;
151
152 return VK_SUCCESS;
153 }
154
155 VkResult anv_DestroyInstance(
156 VkInstance _instance)
157 {
158 struct anv_instance *instance = (struct anv_instance *) _instance;
159
160 instance->pfnFree(instance->pAllocUserData, instance);
161
162 return VK_SUCCESS;
163 }
164
165 VkResult anv_EnumeratePhysicalDevices(
166 VkInstance _instance,
167 uint32_t* pPhysicalDeviceCount,
168 VkPhysicalDevice* pPhysicalDevices)
169 {
170 struct anv_instance *instance = (struct anv_instance *) _instance;
171
172 if (*pPhysicalDeviceCount >= 1)
173 pPhysicalDevices[0] = (VkPhysicalDevice) &instance->physicalDevice;
174 *pPhysicalDeviceCount = instance->physicalDeviceCount;
175
176 return VK_SUCCESS;
177 }
178
179 VkResult anv_GetPhysicalDeviceInfo(
180 VkPhysicalDevice physicalDevice,
181 VkPhysicalDeviceInfoType infoType,
182 size_t* pDataSize,
183 void* pData)
184 {
185 struct anv_physical_device *device = (struct anv_physical_device *) physicalDevice;
186 VkPhysicalDeviceProperties *properties;
187 VkPhysicalDevicePerformance *performance;
188 VkPhysicalDeviceQueueProperties *queue_properties;
189 VkPhysicalDeviceMemoryProperties *memory_properties;
190 VkDisplayPropertiesWSI *display_properties;
191 uint64_t ns_per_tick = 80;
192
193 switch ((uint32_t) infoType) {
194 case VK_PHYSICAL_DEVICE_INFO_TYPE_PROPERTIES:
195 properties = pData;
196
197 *pDataSize = sizeof(*properties);
198 if (pData == NULL)
199 return VK_SUCCESS;
200
201 properties->apiVersion = 1;
202 properties->driverVersion = 1;
203 properties->vendorId = 0x8086;
204 properties->deviceId = device->chipset_id;
205 properties->deviceType = VK_PHYSICAL_DEVICE_TYPE_INTEGRATED_GPU;
206 strcpy(properties->deviceName, device->name);
207 properties->maxInlineMemoryUpdateSize = 0;
208 properties->maxBoundDescriptorSets = MAX_SETS;
209 properties->maxThreadGroupSize = 512;
210 properties->timestampFrequency = 1000 * 1000 * 1000 / ns_per_tick;
211 properties->multiColorAttachmentClears = true;
212 properties->maxDescriptorSets = 8;
213 properties->maxViewports = 16;
214 properties->maxColorAttachments = 8;
215 return VK_SUCCESS;
216
217 case VK_PHYSICAL_DEVICE_INFO_TYPE_PERFORMANCE:
218 performance = pData;
219
220 *pDataSize = sizeof(*performance);
221 if (pData == NULL)
222 return VK_SUCCESS;
223
224 performance->maxDeviceClock = 1.0;
225 performance->aluPerClock = 1.0;
226 performance->texPerClock = 1.0;
227 performance->primsPerClock = 1.0;
228 performance->pixelsPerClock = 1.0;
229 return VK_SUCCESS;
230
231 case VK_PHYSICAL_DEVICE_INFO_TYPE_QUEUE_PROPERTIES:
232 queue_properties = pData;
233
234 *pDataSize = sizeof(*queue_properties);
235 if (pData == NULL)
236 return VK_SUCCESS;
237
238 queue_properties->queueFlags = 0;
239 queue_properties->queueCount = 1;
240 queue_properties->maxAtomicCounters = 0;
241 queue_properties->supportsTimestamps = true;
242 queue_properties->maxMemReferences = 256;
243 return VK_SUCCESS;
244
245 case VK_PHYSICAL_DEVICE_INFO_TYPE_MEMORY_PROPERTIES:
246 memory_properties = pData;
247
248 *pDataSize = sizeof(*memory_properties);
249 if (pData == NULL)
250 return VK_SUCCESS;
251
252 memory_properties->supportsMigration = false;
253 memory_properties->supportsPinning = false;
254 return VK_SUCCESS;
255
256 case VK_PHYSICAL_DEVICE_INFO_TYPE_DISPLAY_PROPERTIES_WSI:
257 anv_finishme("VK_PHYSICAL_DEVICE_INFO_TYPE_DISPLAY_PROPERTIES_WSI");
258
259 *pDataSize = sizeof(*display_properties);
260 if (pData == NULL)
261 return VK_SUCCESS;
262
263 display_properties = pData;
264 display_properties->display = 0;
265 display_properties->physicalResolution = (VkExtent2D) { 0, 0 };
266 return VK_SUCCESS;
267
268 case VK_PHYSICAL_DEVICE_INFO_TYPE_QUEUE_PRESENT_PROPERTIES_WSI:
269 anv_finishme("VK_PHYSICAL_DEVICE_INFO_TYPE_QUEUE_PRESENT_PROPERTIES_WSI");
270 return VK_SUCCESS;
271
272
273 default:
274 return VK_UNSUPPORTED;
275 }
276
277 }
278
279 void * vkGetProcAddr(
280 VkPhysicalDevice physicalDevice,
281 const char* pName)
282 {
283 return anv_lookup_entrypoint(pName);
284 }
285
286 static void
287 parse_debug_flags(struct anv_device *device)
288 {
289 const char *debug, *p, *end;
290
291 debug = getenv("INTEL_DEBUG");
292 device->dump_aub = false;
293 if (debug) {
294 for (p = debug; *p; p = end + 1) {
295 end = strchrnul(p, ',');
296 if (end - p == 3 && memcmp(p, "aub", 3) == 0)
297 device->dump_aub = true;
298 if (end - p == 5 && memcmp(p, "no_hw", 5) == 0)
299 device->no_hw = true;
300 if (*end == '\0')
301 break;
302 }
303 }
304 }
305
306 static const uint32_t BATCH_SIZE = 8192;
307
308 VkResult anv_CreateDevice(
309 VkPhysicalDevice _physicalDevice,
310 const VkDeviceCreateInfo* pCreateInfo,
311 VkDevice* pDevice)
312 {
313 struct anv_physical_device *physicalDevice =
314 (struct anv_physical_device *) _physicalDevice;
315 struct anv_instance *instance = physicalDevice->instance;
316 struct anv_device *device;
317
318 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_DEVICE_CREATE_INFO);
319
320 device = instance->pfnAlloc(instance->pAllocUserData,
321 sizeof(*device), 8,
322 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
323 if (!device)
324 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
325
326 device->no_hw = physicalDevice->no_hw;
327 parse_debug_flags(device);
328
329 device->instance = physicalDevice->instance;
330 device->fd = open("/dev/dri/renderD128", O_RDWR | O_CLOEXEC);
331 if (device->fd == -1)
332 goto fail_device;
333
334 device->context_id = anv_gem_create_context(device);
335 if (device->context_id == -1)
336 goto fail_fd;
337
338 anv_bo_pool_init(&device->batch_bo_pool, device, BATCH_SIZE);
339
340 anv_block_pool_init(&device->dynamic_state_block_pool, device, 2048);
341
342 anv_state_pool_init(&device->dynamic_state_pool,
343 &device->dynamic_state_block_pool);
344
345 anv_block_pool_init(&device->instruction_block_pool, device, 2048);
346 anv_block_pool_init(&device->surface_state_block_pool, device, 2048);
347
348
349 /* Binding table pointers are only 16 bits so we have to make sure that
350 * they get allocated at the beginning of the surface state BO. To
351 * handle this, we create a separate block pool that works out of the
352 * first 64 KB of the surface state BO.
353 */
354 anv_block_pool_init_slave(&device->binding_table_block_pool,
355 &device->surface_state_block_pool, 32);
356
357 anv_state_pool_init(&device->surface_state_pool,
358 &device->surface_state_block_pool);
359
360 device->compiler = anv_compiler_create(device->fd);
361 device->aub_writer = NULL;
362
363 device->info = *physicalDevice->info;
364
365 pthread_mutex_init(&device->mutex, NULL);
366
367 anv_device_init_meta(device);
368
369 *pDevice = (VkDevice) device;
370
371 return VK_SUCCESS;
372
373 fail_fd:
374 close(device->fd);
375 fail_device:
376 anv_device_free(device, device);
377
378 return vk_error(VK_ERROR_UNAVAILABLE);
379 }
380
381 VkResult anv_DestroyDevice(
382 VkDevice _device)
383 {
384 struct anv_device *device = (struct anv_device *) _device;
385
386 anv_compiler_destroy(device->compiler);
387
388
389 anv_bo_pool_finish(&device->batch_bo_pool);
390 anv_block_pool_finish(&device->dynamic_state_block_pool);
391 anv_block_pool_finish(&device->instruction_block_pool);
392 anv_block_pool_finish(&device->surface_state_block_pool);
393
394 close(device->fd);
395
396 if (device->aub_writer)
397 anv_aub_writer_destroy(device->aub_writer);
398
399 anv_device_free(device, device);
400
401 return VK_SUCCESS;
402 }
403
404 VkResult anv_GetGlobalExtensionInfo(
405 VkExtensionInfoType infoType,
406 uint32_t extensionIndex,
407 size_t* pDataSize,
408 void* pData)
409 {
410 static const VkExtensionProperties extensions[] = {
411 {
412 .extName = "VK_WSI_LunarG",
413 .version = 3
414 }
415 };
416 uint32_t count = ARRAY_SIZE(extensions);
417
418 switch (infoType) {
419 case VK_EXTENSION_INFO_TYPE_COUNT:
420 memcpy(pData, &count, sizeof(count));
421 *pDataSize = sizeof(count);
422 return VK_SUCCESS;
423
424 case VK_EXTENSION_INFO_TYPE_PROPERTIES:
425 if (extensionIndex >= count)
426 return vk_error(VK_ERROR_INVALID_EXTENSION);
427
428 memcpy(pData, &extensions[extensionIndex], sizeof(extensions[0]));
429 *pDataSize = sizeof(extensions[0]);
430 return VK_SUCCESS;
431
432 default:
433 return VK_UNSUPPORTED;
434 }
435 }
436
437 VkResult anv_GetPhysicalDeviceExtensionInfo(
438 VkPhysicalDevice physicalDevice,
439 VkExtensionInfoType infoType,
440 uint32_t extensionIndex,
441 size_t* pDataSize,
442 void* pData)
443 {
444 uint32_t *count;
445
446 switch (infoType) {
447 case VK_EXTENSION_INFO_TYPE_COUNT:
448 *pDataSize = 4;
449 if (pData == NULL)
450 return VK_SUCCESS;
451
452 count = pData;
453 *count = 0;
454 return VK_SUCCESS;
455
456 case VK_EXTENSION_INFO_TYPE_PROPERTIES:
457 return vk_error(VK_ERROR_INVALID_EXTENSION);
458
459 default:
460 return VK_UNSUPPORTED;
461 }
462 }
463
464 VkResult anv_EnumerateLayers(
465 VkPhysicalDevice physicalDevice,
466 size_t maxStringSize,
467 size_t* pLayerCount,
468 char* const* pOutLayers,
469 void* pReserved)
470 {
471 *pLayerCount = 0;
472
473 return VK_SUCCESS;
474 }
475
476 VkResult anv_GetDeviceQueue(
477 VkDevice _device,
478 uint32_t queueNodeIndex,
479 uint32_t queueIndex,
480 VkQueue* pQueue)
481 {
482 struct anv_device *device = (struct anv_device *) _device;
483 struct anv_queue *queue;
484
485 /* FIXME: Should allocate these at device create time. */
486
487 queue = anv_device_alloc(device, sizeof(*queue), 8,
488 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
489 if (queue == NULL)
490 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
491
492 queue->device = device;
493 queue->pool = &device->surface_state_pool;
494
495 queue->completed_serial = anv_state_pool_alloc(queue->pool, 4, 4);
496 *(uint32_t *)queue->completed_serial.map = 0;
497 queue->next_serial = 1;
498
499 *pQueue = (VkQueue) queue;
500
501 return VK_SUCCESS;
502 }
503
504 VkResult
505 anv_reloc_list_init(struct anv_reloc_list *list, struct anv_device *device)
506 {
507 list->num_relocs = 0;
508 list->array_length = 256;
509 list->relocs =
510 anv_device_alloc(device, list->array_length * sizeof(*list->relocs), 8,
511 VK_SYSTEM_ALLOC_TYPE_INTERNAL);
512
513 if (list->relocs == NULL)
514 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
515
516 list->reloc_bos =
517 anv_device_alloc(device, list->array_length * sizeof(*list->reloc_bos), 8,
518 VK_SYSTEM_ALLOC_TYPE_INTERNAL);
519
520 if (list->relocs == NULL) {
521 anv_device_free(device, list->relocs);
522 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
523 }
524
525 return VK_SUCCESS;
526 }
527
528 void
529 anv_reloc_list_finish(struct anv_reloc_list *list, struct anv_device *device)
530 {
531 anv_device_free(device, list->relocs);
532 anv_device_free(device, list->reloc_bos);
533 }
534
535 static VkResult
536 anv_reloc_list_grow(struct anv_reloc_list *list, struct anv_device *device,
537 size_t num_additional_relocs)
538 {
539 if (list->num_relocs + num_additional_relocs <= list->array_length)
540 return VK_SUCCESS;
541
542 size_t new_length = list->array_length * 2;
543 while (new_length < list->num_relocs + num_additional_relocs)
544 new_length *= 2;
545
546 struct drm_i915_gem_relocation_entry *new_relocs =
547 anv_device_alloc(device, new_length * sizeof(*list->relocs), 8,
548 VK_SYSTEM_ALLOC_TYPE_INTERNAL);
549 if (new_relocs == NULL)
550 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
551
552 struct anv_bo **new_reloc_bos =
553 anv_device_alloc(device, new_length * sizeof(*list->reloc_bos), 8,
554 VK_SYSTEM_ALLOC_TYPE_INTERNAL);
555 if (new_relocs == NULL) {
556 anv_device_free(device, new_relocs);
557 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
558 }
559
560 memcpy(new_relocs, list->relocs, list->num_relocs * sizeof(*list->relocs));
561 memcpy(new_reloc_bos, list->reloc_bos,
562 list->num_relocs * sizeof(*list->reloc_bos));
563
564 anv_device_free(device, list->relocs);
565 anv_device_free(device, list->reloc_bos);
566
567 list->relocs = new_relocs;
568 list->reloc_bos = new_reloc_bos;
569
570 return VK_SUCCESS;
571 }
572
573 static VkResult
574 anv_batch_bo_create(struct anv_device *device, struct anv_batch_bo **bbo_out)
575 {
576 VkResult result;
577
578 struct anv_batch_bo *bbo =
579 anv_device_alloc(device, sizeof(*bbo), 8, VK_SYSTEM_ALLOC_TYPE_INTERNAL);
580 if (bbo == NULL)
581 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
582
583 bbo->num_relocs = 0;
584 bbo->prev_batch_bo = NULL;
585
586 result = anv_bo_pool_alloc(&device->batch_bo_pool, &bbo->bo);
587 if (result != VK_SUCCESS) {
588 anv_device_free(device, bbo);
589 return result;
590 }
591
592 *bbo_out = bbo;
593
594 return VK_SUCCESS;
595 }
596
597 static void
598 anv_batch_bo_start(struct anv_batch_bo *bbo, struct anv_batch *batch,
599 size_t batch_padding)
600 {
601 batch->next = batch->start = bbo->bo.map;
602 batch->end = bbo->bo.map + bbo->bo.size - batch_padding;
603 bbo->first_reloc = batch->relocs.num_relocs;
604 }
605
606 static void
607 anv_batch_bo_finish(struct anv_batch_bo *bbo, struct anv_batch *batch)
608 {
609 assert(batch->start == bbo->bo.map);
610 bbo->length = batch->next - batch->start;
611 bbo->num_relocs = batch->relocs.num_relocs - bbo->first_reloc;
612 }
613
614 static void
615 anv_batch_bo_destroy(struct anv_batch_bo *bbo, struct anv_device *device)
616 {
617 anv_bo_pool_free(&device->batch_bo_pool, &bbo->bo);
618 anv_device_free(device, bbo);
619 }
620
621 void *
622 anv_batch_emit_dwords(struct anv_batch *batch, int num_dwords)
623 {
624 if (batch->next + num_dwords * 4 > batch->end)
625 batch->extend_cb(batch, batch->user_data);
626
627 void *p = batch->next;
628
629 batch->next += num_dwords * 4;
630 assert(batch->next <= batch->end);
631
632 return p;
633 }
634
635 static void
636 anv_reloc_list_append(struct anv_reloc_list *list, struct anv_device *device,
637 struct anv_reloc_list *other, uint32_t offset)
638 {
639 anv_reloc_list_grow(list, device, other->num_relocs);
640 /* TODO: Handle failure */
641
642 memcpy(&list->relocs[list->num_relocs], &other->relocs[0],
643 other->num_relocs * sizeof(other->relocs[0]));
644 memcpy(&list->reloc_bos[list->num_relocs], &other->reloc_bos[0],
645 other->num_relocs * sizeof(other->reloc_bos[0]));
646
647 for (uint32_t i = 0; i < other->num_relocs; i++)
648 list->relocs[i + list->num_relocs].offset += offset;
649
650 list->num_relocs += other->num_relocs;
651 }
652
653 static uint64_t
654 anv_reloc_list_add(struct anv_reloc_list *list, struct anv_device *device,
655 uint32_t offset, struct anv_bo *target_bo, uint32_t delta)
656 {
657 struct drm_i915_gem_relocation_entry *entry;
658 int index;
659
660 anv_reloc_list_grow(list, device, 1);
661 /* TODO: Handle failure */
662
663 /* XXX: Can we use I915_EXEC_HANDLE_LUT? */
664 index = list->num_relocs++;
665 list->reloc_bos[index] = target_bo;
666 entry = &list->relocs[index];
667 entry->target_handle = target_bo->gem_handle;
668 entry->delta = delta;
669 entry->offset = offset;
670 entry->presumed_offset = target_bo->offset;
671 entry->read_domains = 0;
672 entry->write_domain = 0;
673
674 return target_bo->offset + delta;
675 }
676
677 void
678 anv_batch_emit_batch(struct anv_batch *batch, struct anv_batch *other)
679 {
680 uint32_t size, offset;
681
682 size = other->next - other->start;
683 assert(size % 4 == 0);
684
685 if (batch->next + size > batch->end)
686 batch->extend_cb(batch, batch->user_data);
687
688 assert(batch->next + size <= batch->end);
689
690 memcpy(batch->next, other->start, size);
691
692 offset = batch->next - batch->start;
693 anv_reloc_list_append(&batch->relocs, batch->device,
694 &other->relocs, offset);
695
696 batch->next += size;
697 }
698
699 uint64_t
700 anv_batch_emit_reloc(struct anv_batch *batch,
701 void *location, struct anv_bo *bo, uint32_t delta)
702 {
703 return anv_reloc_list_add(&batch->relocs, batch->device,
704 location - batch->start, bo, delta);
705 }
706
707 VkResult anv_QueueSubmit(
708 VkQueue _queue,
709 uint32_t cmdBufferCount,
710 const VkCmdBuffer* pCmdBuffers,
711 VkFence _fence)
712 {
713 struct anv_queue *queue = (struct anv_queue *) _queue;
714 struct anv_device *device = queue->device;
715 struct anv_fence *fence = (struct anv_fence *) _fence;
716 int ret;
717
718 for (uint32_t i = 0; i < cmdBufferCount; i++) {
719 struct anv_cmd_buffer *cmd_buffer =
720 (struct anv_cmd_buffer *) pCmdBuffers[i];
721
722 if (device->dump_aub)
723 anv_cmd_buffer_dump(cmd_buffer);
724
725 if (!device->no_hw) {
726 ret = anv_gem_execbuffer(device, &cmd_buffer->execbuf);
727 if (ret != 0)
728 return vk_error(VK_ERROR_UNKNOWN);
729
730 if (fence) {
731 ret = anv_gem_execbuffer(device, &fence->execbuf);
732 if (ret != 0)
733 return vk_error(VK_ERROR_UNKNOWN);
734 }
735
736 for (uint32_t i = 0; i < cmd_buffer->bo_count; i++)
737 cmd_buffer->exec2_bos[i]->offset = cmd_buffer->exec2_objects[i].offset;
738 } else {
739 *(uint32_t *)queue->completed_serial.map = cmd_buffer->serial;
740 }
741 }
742
743 return VK_SUCCESS;
744 }
745
746 VkResult anv_QueueAddMemReferences(
747 VkQueue queue,
748 uint32_t count,
749 const VkDeviceMemory* pMems)
750 {
751 return VK_SUCCESS;
752 }
753
754 VkResult anv_QueueRemoveMemReferences(
755 VkQueue queue,
756 uint32_t count,
757 const VkDeviceMemory* pMems)
758 {
759 return VK_SUCCESS;
760 }
761
762 VkResult anv_QueueWaitIdle(
763 VkQueue _queue)
764 {
765 struct anv_queue *queue = (struct anv_queue *) _queue;
766
767 return vkDeviceWaitIdle((VkDevice) queue->device);
768 }
769
770 VkResult anv_DeviceWaitIdle(
771 VkDevice _device)
772 {
773 struct anv_device *device = (struct anv_device *) _device;
774 struct anv_state state;
775 struct anv_batch batch;
776 struct drm_i915_gem_execbuffer2 execbuf;
777 struct drm_i915_gem_exec_object2 exec2_objects[1];
778 struct anv_bo *bo = NULL;
779 VkResult result;
780 int64_t timeout;
781 int ret;
782
783 state = anv_state_pool_alloc(&device->dynamic_state_pool, 32, 32);
784 bo = &device->dynamic_state_pool.block_pool->bo;
785 batch.start = batch.next = state.map;
786 batch.end = state.map + 32;
787 anv_batch_emit(&batch, GEN8_MI_BATCH_BUFFER_END);
788 anv_batch_emit(&batch, GEN8_MI_NOOP);
789
790 exec2_objects[0].handle = bo->gem_handle;
791 exec2_objects[0].relocation_count = 0;
792 exec2_objects[0].relocs_ptr = 0;
793 exec2_objects[0].alignment = 0;
794 exec2_objects[0].offset = bo->offset;
795 exec2_objects[0].flags = 0;
796 exec2_objects[0].rsvd1 = 0;
797 exec2_objects[0].rsvd2 = 0;
798
799 execbuf.buffers_ptr = (uintptr_t) exec2_objects;
800 execbuf.buffer_count = 1;
801 execbuf.batch_start_offset = state.offset;
802 execbuf.batch_len = batch.next - state.map;
803 execbuf.cliprects_ptr = 0;
804 execbuf.num_cliprects = 0;
805 execbuf.DR1 = 0;
806 execbuf.DR4 = 0;
807
808 execbuf.flags =
809 I915_EXEC_HANDLE_LUT | I915_EXEC_NO_RELOC | I915_EXEC_RENDER;
810 execbuf.rsvd1 = device->context_id;
811 execbuf.rsvd2 = 0;
812
813 if (!device->no_hw) {
814 ret = anv_gem_execbuffer(device, &execbuf);
815 if (ret != 0) {
816 result = vk_error(VK_ERROR_UNKNOWN);
817 goto fail;
818 }
819
820 timeout = INT64_MAX;
821 ret = anv_gem_wait(device, bo->gem_handle, &timeout);
822 if (ret != 0) {
823 result = vk_error(VK_ERROR_UNKNOWN);
824 goto fail;
825 }
826 }
827
828 anv_state_pool_free(&device->dynamic_state_pool, state);
829
830 return VK_SUCCESS;
831
832 fail:
833 anv_state_pool_free(&device->dynamic_state_pool, state);
834
835 return result;
836 }
837
838 void *
839 anv_device_alloc(struct anv_device * device,
840 size_t size,
841 size_t alignment,
842 VkSystemAllocType allocType)
843 {
844 return device->instance->pfnAlloc(device->instance->pAllocUserData,
845 size,
846 alignment,
847 allocType);
848 }
849
850 void
851 anv_device_free(struct anv_device * device,
852 void * mem)
853 {
854 return device->instance->pfnFree(device->instance->pAllocUserData,
855 mem);
856 }
857
858 VkResult
859 anv_bo_init_new(struct anv_bo *bo, struct anv_device *device, uint64_t size)
860 {
861 bo->gem_handle = anv_gem_create(device, size);
862 if (!bo->gem_handle)
863 return vk_error(VK_ERROR_OUT_OF_DEVICE_MEMORY);
864
865 bo->map = NULL;
866 bo->index = 0;
867 bo->offset = 0;
868 bo->size = size;
869
870 return VK_SUCCESS;
871 }
872
873 VkResult anv_AllocMemory(
874 VkDevice _device,
875 const VkMemoryAllocInfo* pAllocInfo,
876 VkDeviceMemory* pMem)
877 {
878 struct anv_device *device = (struct anv_device *) _device;
879 struct anv_device_memory *mem;
880 VkResult result;
881
882 assert(pAllocInfo->sType == VK_STRUCTURE_TYPE_MEMORY_ALLOC_INFO);
883
884 mem = anv_device_alloc(device, sizeof(*mem), 8,
885 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
886 if (mem == NULL)
887 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
888
889 result = anv_bo_init_new(&mem->bo, device, pAllocInfo->allocationSize);
890 if (result != VK_SUCCESS)
891 goto fail;
892
893 *pMem = (VkDeviceMemory) mem;
894
895 return VK_SUCCESS;
896
897 fail:
898 anv_device_free(device, mem);
899
900 return result;
901 }
902
903 VkResult anv_FreeMemory(
904 VkDevice _device,
905 VkDeviceMemory _mem)
906 {
907 struct anv_device *device = (struct anv_device *) _device;
908 struct anv_device_memory *mem = (struct anv_device_memory *) _mem;
909
910 if (mem->bo.map)
911 anv_gem_munmap(mem->bo.map, mem->bo.size);
912
913 if (mem->bo.gem_handle != 0)
914 anv_gem_close(device, mem->bo.gem_handle);
915
916 anv_device_free(device, mem);
917
918 return VK_SUCCESS;
919 }
920
921 VkResult anv_SetMemoryPriority(
922 VkDevice device,
923 VkDeviceMemory mem,
924 VkMemoryPriority priority)
925 {
926 return VK_SUCCESS;
927 }
928
929 VkResult anv_MapMemory(
930 VkDevice _device,
931 VkDeviceMemory _mem,
932 VkDeviceSize offset,
933 VkDeviceSize size,
934 VkMemoryMapFlags flags,
935 void** ppData)
936 {
937 struct anv_device *device = (struct anv_device *) _device;
938 struct anv_device_memory *mem = (struct anv_device_memory *) _mem;
939
940 /* FIXME: Is this supposed to be thread safe? Since vkUnmapMemory() only
941 * takes a VkDeviceMemory pointer, it seems like only one map of the memory
942 * at a time is valid. We could just mmap up front and return an offset
943 * pointer here, but that may exhaust virtual memory on 32 bit
944 * userspace. */
945
946 mem->map = anv_gem_mmap(device, mem->bo.gem_handle, offset, size);
947 mem->map_size = size;
948
949 *ppData = mem->map;
950
951 return VK_SUCCESS;
952 }
953
954 VkResult anv_UnmapMemory(
955 VkDevice _device,
956 VkDeviceMemory _mem)
957 {
958 struct anv_device_memory *mem = (struct anv_device_memory *) _mem;
959
960 anv_gem_munmap(mem->map, mem->map_size);
961
962 return VK_SUCCESS;
963 }
964
965 VkResult anv_FlushMappedMemory(
966 VkDevice device,
967 VkDeviceMemory mem,
968 VkDeviceSize offset,
969 VkDeviceSize size)
970 {
971 /* clflush here for !llc platforms */
972
973 return VK_SUCCESS;
974 }
975
976 VkResult anv_PinSystemMemory(
977 VkDevice device,
978 const void* pSysMem,
979 size_t memSize,
980 VkDeviceMemory* pMem)
981 {
982 return VK_SUCCESS;
983 }
984
985 VkResult anv_GetMultiDeviceCompatibility(
986 VkPhysicalDevice physicalDevice0,
987 VkPhysicalDevice physicalDevice1,
988 VkPhysicalDeviceCompatibilityInfo* pInfo)
989 {
990 return VK_UNSUPPORTED;
991 }
992
993 VkResult anv_OpenSharedMemory(
994 VkDevice device,
995 const VkMemoryOpenInfo* pOpenInfo,
996 VkDeviceMemory* pMem)
997 {
998 return VK_UNSUPPORTED;
999 }
1000
1001 VkResult anv_OpenSharedSemaphore(
1002 VkDevice device,
1003 const VkSemaphoreOpenInfo* pOpenInfo,
1004 VkSemaphore* pSemaphore)
1005 {
1006 return VK_UNSUPPORTED;
1007 }
1008
1009 VkResult anv_OpenPeerMemory(
1010 VkDevice device,
1011 const VkPeerMemoryOpenInfo* pOpenInfo,
1012 VkDeviceMemory* pMem)
1013 {
1014 return VK_UNSUPPORTED;
1015 }
1016
1017 VkResult anv_OpenPeerImage(
1018 VkDevice device,
1019 const VkPeerImageOpenInfo* pOpenInfo,
1020 VkImage* pImage,
1021 VkDeviceMemory* pMem)
1022 {
1023 return VK_UNSUPPORTED;
1024 }
1025
1026 VkResult anv_DestroyObject(
1027 VkDevice _device,
1028 VkObjectType objType,
1029 VkObject _object)
1030 {
1031 struct anv_device *device = (struct anv_device *) _device;
1032 struct anv_object *object = (struct anv_object *) _object;
1033
1034 switch (objType) {
1035 case VK_OBJECT_TYPE_INSTANCE:
1036 return anv_DestroyInstance((VkInstance) _object);
1037
1038 case VK_OBJECT_TYPE_PHYSICAL_DEVICE:
1039 /* We don't want to actually destroy physical devices */
1040 return VK_SUCCESS;
1041
1042 case VK_OBJECT_TYPE_DEVICE:
1043 assert(_device == (VkDevice) _object);
1044 return anv_DestroyDevice((VkDevice) _object);
1045
1046 case VK_OBJECT_TYPE_QUEUE:
1047 /* TODO */
1048 return VK_SUCCESS;
1049
1050 case VK_OBJECT_TYPE_DEVICE_MEMORY:
1051 return anv_FreeMemory(_device, (VkDeviceMemory) _object);
1052
1053 case VK_OBJECT_TYPE_DESCRIPTOR_POOL:
1054 /* These are just dummys anyway, so we don't need to destroy them */
1055 return VK_SUCCESS;
1056
1057 case VK_OBJECT_TYPE_BUFFER:
1058 case VK_OBJECT_TYPE_BUFFER_VIEW:
1059 case VK_OBJECT_TYPE_IMAGE:
1060 case VK_OBJECT_TYPE_IMAGE_VIEW:
1061 case VK_OBJECT_TYPE_COLOR_ATTACHMENT_VIEW:
1062 case VK_OBJECT_TYPE_DEPTH_STENCIL_VIEW:
1063 case VK_OBJECT_TYPE_SHADER:
1064 case VK_OBJECT_TYPE_PIPELINE_LAYOUT:
1065 case VK_OBJECT_TYPE_SAMPLER:
1066 case VK_OBJECT_TYPE_DESCRIPTOR_SET:
1067 case VK_OBJECT_TYPE_DESCRIPTOR_SET_LAYOUT:
1068 case VK_OBJECT_TYPE_DYNAMIC_RS_STATE:
1069 case VK_OBJECT_TYPE_DYNAMIC_CB_STATE:
1070 case VK_OBJECT_TYPE_DYNAMIC_DS_STATE:
1071 case VK_OBJECT_TYPE_RENDER_PASS:
1072 /* These are trivially destroyable */
1073 anv_device_free(device, (void *) _object);
1074 return VK_SUCCESS;
1075
1076 case VK_OBJECT_TYPE_COMMAND_BUFFER:
1077 case VK_OBJECT_TYPE_PIPELINE:
1078 case VK_OBJECT_TYPE_DYNAMIC_VP_STATE:
1079 case VK_OBJECT_TYPE_FENCE:
1080 case VK_OBJECT_TYPE_QUERY_POOL:
1081 case VK_OBJECT_TYPE_FRAMEBUFFER:
1082 (object->destructor)(device, object, objType);
1083 return VK_SUCCESS;
1084
1085 case VK_OBJECT_TYPE_SEMAPHORE:
1086 case VK_OBJECT_TYPE_EVENT:
1087 stub_return(VK_UNSUPPORTED);
1088
1089 default:
1090 unreachable("Invalid object type");
1091 }
1092 }
1093
1094 static void
1095 fill_memory_requirements(
1096 VkObjectType objType,
1097 VkObject object,
1098 VkMemoryRequirements * memory_requirements)
1099 {
1100 struct anv_buffer *buffer;
1101 struct anv_image *image;
1102
1103 memory_requirements->memPropsAllowed =
1104 VK_MEMORY_PROPERTY_HOST_VISIBLE_BIT |
1105 VK_MEMORY_PROPERTY_HOST_DEVICE_COHERENT_BIT |
1106 /* VK_MEMORY_PROPERTY_HOST_UNCACHED_BIT | */
1107 VK_MEMORY_PROPERTY_HOST_WRITE_COMBINED_BIT |
1108 VK_MEMORY_PROPERTY_PREFER_HOST_LOCAL |
1109 VK_MEMORY_PROPERTY_SHAREABLE_BIT;
1110
1111 memory_requirements->memPropsRequired = 0;
1112
1113 switch (objType) {
1114 case VK_OBJECT_TYPE_BUFFER:
1115 buffer = (struct anv_buffer *) object;
1116 memory_requirements->size = buffer->size;
1117 memory_requirements->alignment = 16;
1118 break;
1119 case VK_OBJECT_TYPE_IMAGE:
1120 image = (struct anv_image *) object;
1121 memory_requirements->size = image->size;
1122 memory_requirements->alignment = image->alignment;
1123 break;
1124 default:
1125 memory_requirements->size = 0;
1126 break;
1127 }
1128 }
1129
1130 static uint32_t
1131 get_allocation_count(VkObjectType objType)
1132 {
1133 switch (objType) {
1134 case VK_OBJECT_TYPE_BUFFER:
1135 case VK_OBJECT_TYPE_IMAGE:
1136 return 1;
1137 default:
1138 return 0;
1139 }
1140 }
1141
1142 VkResult anv_GetObjectInfo(
1143 VkDevice _device,
1144 VkObjectType objType,
1145 VkObject object,
1146 VkObjectInfoType infoType,
1147 size_t* pDataSize,
1148 void* pData)
1149 {
1150 VkMemoryRequirements memory_requirements;
1151 uint32_t *count;
1152
1153 switch (infoType) {
1154 case VK_OBJECT_INFO_TYPE_MEMORY_REQUIREMENTS:
1155 *pDataSize = sizeof(memory_requirements);
1156 if (pData == NULL)
1157 return VK_SUCCESS;
1158
1159 fill_memory_requirements(objType, object, pData);
1160 return VK_SUCCESS;
1161
1162 case VK_OBJECT_INFO_TYPE_MEMORY_ALLOCATION_COUNT:
1163 *pDataSize = sizeof(count);
1164 if (pData == NULL)
1165 return VK_SUCCESS;
1166
1167 count = pData;
1168 *count = get_allocation_count(objType);
1169 return VK_SUCCESS;
1170
1171 default:
1172 return VK_UNSUPPORTED;
1173 }
1174
1175 }
1176
1177 VkResult anv_QueueBindObjectMemory(
1178 VkQueue queue,
1179 VkObjectType objType,
1180 VkObject object,
1181 uint32_t allocationIdx,
1182 VkDeviceMemory _mem,
1183 VkDeviceSize memOffset)
1184 {
1185 struct anv_buffer *buffer;
1186 struct anv_image *image;
1187 struct anv_device_memory *mem = (struct anv_device_memory *) _mem;
1188
1189 switch (objType) {
1190 case VK_OBJECT_TYPE_BUFFER:
1191 buffer = (struct anv_buffer *) object;
1192 buffer->bo = &mem->bo;
1193 buffer->offset = memOffset;
1194 break;
1195 case VK_OBJECT_TYPE_IMAGE:
1196 image = (struct anv_image *) object;
1197 image->bo = &mem->bo;
1198 image->offset = memOffset;
1199 break;
1200 default:
1201 break;
1202 }
1203
1204 return VK_SUCCESS;
1205 }
1206
1207 VkResult anv_QueueBindObjectMemoryRange(
1208 VkQueue queue,
1209 VkObjectType objType,
1210 VkObject object,
1211 uint32_t allocationIdx,
1212 VkDeviceSize rangeOffset,
1213 VkDeviceSize rangeSize,
1214 VkDeviceMemory mem,
1215 VkDeviceSize memOffset)
1216 {
1217 stub_return(VK_UNSUPPORTED);
1218 }
1219
1220 VkResult anv_QueueBindImageMemoryRange(
1221 VkQueue queue,
1222 VkImage image,
1223 uint32_t allocationIdx,
1224 const VkImageMemoryBindInfo* pBindInfo,
1225 VkDeviceMemory mem,
1226 VkDeviceSize memOffset)
1227 {
1228 stub_return(VK_UNSUPPORTED);
1229 }
1230
1231 static void
1232 anv_fence_destroy(struct anv_device *device,
1233 struct anv_object *object,
1234 VkObjectType obj_type)
1235 {
1236 struct anv_fence *fence = (struct anv_fence *) object;
1237
1238 assert(obj_type == VK_OBJECT_TYPE_FENCE);
1239
1240 anv_gem_munmap(fence->bo.map, fence->bo.size);
1241 anv_gem_close(device, fence->bo.gem_handle);
1242 anv_device_free(device, fence);
1243 }
1244
1245 VkResult anv_CreateFence(
1246 VkDevice _device,
1247 const VkFenceCreateInfo* pCreateInfo,
1248 VkFence* pFence)
1249 {
1250 struct anv_device *device = (struct anv_device *) _device;
1251 struct anv_fence *fence;
1252 struct anv_batch batch;
1253 VkResult result;
1254
1255 const uint32_t fence_size = 128;
1256
1257 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_FENCE_CREATE_INFO);
1258
1259 fence = anv_device_alloc(device, sizeof(*fence), 8,
1260 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
1261 if (fence == NULL)
1262 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
1263
1264 result = anv_bo_init_new(&fence->bo, device, fence_size);
1265 if (result != VK_SUCCESS)
1266 goto fail;
1267
1268 fence->base.destructor = anv_fence_destroy;
1269
1270 fence->bo.map =
1271 anv_gem_mmap(device, fence->bo.gem_handle, 0, fence->bo.size);
1272 batch.next = batch.start = fence->bo.map;
1273 batch.end = fence->bo.map + fence->bo.size;
1274 anv_batch_emit(&batch, GEN8_MI_BATCH_BUFFER_END);
1275 anv_batch_emit(&batch, GEN8_MI_NOOP);
1276
1277 fence->exec2_objects[0].handle = fence->bo.gem_handle;
1278 fence->exec2_objects[0].relocation_count = 0;
1279 fence->exec2_objects[0].relocs_ptr = 0;
1280 fence->exec2_objects[0].alignment = 0;
1281 fence->exec2_objects[0].offset = fence->bo.offset;
1282 fence->exec2_objects[0].flags = 0;
1283 fence->exec2_objects[0].rsvd1 = 0;
1284 fence->exec2_objects[0].rsvd2 = 0;
1285
1286 fence->execbuf.buffers_ptr = (uintptr_t) fence->exec2_objects;
1287 fence->execbuf.buffer_count = 1;
1288 fence->execbuf.batch_start_offset = 0;
1289 fence->execbuf.batch_len = batch.next - fence->bo.map;
1290 fence->execbuf.cliprects_ptr = 0;
1291 fence->execbuf.num_cliprects = 0;
1292 fence->execbuf.DR1 = 0;
1293 fence->execbuf.DR4 = 0;
1294
1295 fence->execbuf.flags =
1296 I915_EXEC_HANDLE_LUT | I915_EXEC_NO_RELOC | I915_EXEC_RENDER;
1297 fence->execbuf.rsvd1 = device->context_id;
1298 fence->execbuf.rsvd2 = 0;
1299
1300 *pFence = (VkQueryPool) fence;
1301
1302 return VK_SUCCESS;
1303
1304 fail:
1305 anv_device_free(device, fence);
1306
1307 return result;
1308 }
1309
1310 VkResult anv_ResetFences(
1311 VkDevice _device,
1312 uint32_t fenceCount,
1313 VkFence* pFences)
1314 {
1315 struct anv_fence **fences = (struct anv_fence **) pFences;
1316
1317 for (uint32_t i; i < fenceCount; i++)
1318 fences[i]->ready = false;
1319
1320 return VK_SUCCESS;
1321 }
1322
1323 VkResult anv_GetFenceStatus(
1324 VkDevice _device,
1325 VkFence _fence)
1326 {
1327 struct anv_device *device = (struct anv_device *) _device;
1328 struct anv_fence *fence = (struct anv_fence *) _fence;
1329 int64_t t = 0;
1330 int ret;
1331
1332 if (fence->ready)
1333 return VK_SUCCESS;
1334
1335 ret = anv_gem_wait(device, fence->bo.gem_handle, &t);
1336 if (ret == 0) {
1337 fence->ready = true;
1338 return VK_SUCCESS;
1339 }
1340
1341 return VK_NOT_READY;
1342 }
1343
1344 VkResult anv_WaitForFences(
1345 VkDevice _device,
1346 uint32_t fenceCount,
1347 const VkFence* pFences,
1348 bool32_t waitAll,
1349 uint64_t timeout)
1350 {
1351 struct anv_device *device = (struct anv_device *) _device;
1352 struct anv_fence **fences = (struct anv_fence **) pFences;
1353 int64_t t = timeout;
1354 int ret;
1355
1356 /* FIXME: handle !waitAll */
1357
1358 for (uint32_t i = 0; i < fenceCount; i++) {
1359 ret = anv_gem_wait(device, fences[i]->bo.gem_handle, &t);
1360 if (ret == -1 && errno == ETIME)
1361 return VK_TIMEOUT;
1362 else if (ret == -1)
1363 return vk_error(VK_ERROR_UNKNOWN);
1364 }
1365
1366 return VK_SUCCESS;
1367 }
1368
1369 // Queue semaphore functions
1370
1371 VkResult anv_CreateSemaphore(
1372 VkDevice device,
1373 const VkSemaphoreCreateInfo* pCreateInfo,
1374 VkSemaphore* pSemaphore)
1375 {
1376 stub_return(VK_UNSUPPORTED);
1377 }
1378
1379 VkResult anv_QueueSignalSemaphore(
1380 VkQueue queue,
1381 VkSemaphore semaphore)
1382 {
1383 stub_return(VK_UNSUPPORTED);
1384 }
1385
1386 VkResult anv_QueueWaitSemaphore(
1387 VkQueue queue,
1388 VkSemaphore semaphore)
1389 {
1390 stub_return(VK_UNSUPPORTED);
1391 }
1392
1393 // Event functions
1394
1395 VkResult anv_CreateEvent(
1396 VkDevice device,
1397 const VkEventCreateInfo* pCreateInfo,
1398 VkEvent* pEvent)
1399 {
1400 stub_return(VK_UNSUPPORTED);
1401 }
1402
1403 VkResult anv_GetEventStatus(
1404 VkDevice device,
1405 VkEvent event)
1406 {
1407 stub_return(VK_UNSUPPORTED);
1408 }
1409
1410 VkResult anv_SetEvent(
1411 VkDevice device,
1412 VkEvent event)
1413 {
1414 stub_return(VK_UNSUPPORTED);
1415 }
1416
1417 VkResult anv_ResetEvent(
1418 VkDevice device,
1419 VkEvent event)
1420 {
1421 stub_return(VK_UNSUPPORTED);
1422 }
1423
1424 // Query functions
1425
1426 static void
1427 anv_query_pool_destroy(struct anv_device *device,
1428 struct anv_object *object,
1429 VkObjectType obj_type)
1430 {
1431 struct anv_query_pool *pool = (struct anv_query_pool *) object;
1432
1433 assert(obj_type == VK_OBJECT_TYPE_QUERY_POOL);
1434
1435 anv_gem_munmap(pool->bo.map, pool->bo.size);
1436 anv_gem_close(device, pool->bo.gem_handle);
1437 anv_device_free(device, pool);
1438 }
1439
1440 VkResult anv_CreateQueryPool(
1441 VkDevice _device,
1442 const VkQueryPoolCreateInfo* pCreateInfo,
1443 VkQueryPool* pQueryPool)
1444 {
1445 struct anv_device *device = (struct anv_device *) _device;
1446 struct anv_query_pool *pool;
1447 VkResult result;
1448 size_t size;
1449
1450 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_QUERY_POOL_CREATE_INFO);
1451
1452 switch (pCreateInfo->queryType) {
1453 case VK_QUERY_TYPE_OCCLUSION:
1454 break;
1455 case VK_QUERY_TYPE_PIPELINE_STATISTICS:
1456 return VK_UNSUPPORTED;
1457 default:
1458 unreachable("");
1459 }
1460
1461 pool = anv_device_alloc(device, sizeof(*pool), 8,
1462 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
1463 if (pool == NULL)
1464 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
1465
1466 pool->base.destructor = anv_query_pool_destroy;
1467
1468 pool->type = pCreateInfo->queryType;
1469 size = pCreateInfo->slots * sizeof(struct anv_query_pool_slot);
1470 result = anv_bo_init_new(&pool->bo, device, size);
1471 if (result != VK_SUCCESS)
1472 goto fail;
1473
1474 pool->bo.map = anv_gem_mmap(device, pool->bo.gem_handle, 0, size);
1475
1476 *pQueryPool = (VkQueryPool) pool;
1477
1478 return VK_SUCCESS;
1479
1480 fail:
1481 anv_device_free(device, pool);
1482
1483 return result;
1484 }
1485
1486 VkResult anv_GetQueryPoolResults(
1487 VkDevice _device,
1488 VkQueryPool queryPool,
1489 uint32_t startQuery,
1490 uint32_t queryCount,
1491 size_t* pDataSize,
1492 void* pData,
1493 VkQueryResultFlags flags)
1494 {
1495 struct anv_device *device = (struct anv_device *) _device;
1496 struct anv_query_pool *pool = (struct anv_query_pool *) queryPool;
1497 struct anv_query_pool_slot *slot = pool->bo.map;
1498 int64_t timeout = INT64_MAX;
1499 uint32_t *dst32 = pData;
1500 uint64_t *dst64 = pData;
1501 uint64_t result;
1502 int ret;
1503
1504 if (flags & VK_QUERY_RESULT_WITH_AVAILABILITY_BIT) {
1505 /* Where is the availabilty info supposed to go? */
1506 anv_finishme("VK_QUERY_RESULT_WITH_AVAILABILITY_BIT");
1507 return VK_UNSUPPORTED;
1508 }
1509
1510 assert(pool->type == VK_QUERY_TYPE_OCCLUSION);
1511
1512 if (flags & VK_QUERY_RESULT_64_BIT)
1513 *pDataSize = queryCount * sizeof(uint64_t);
1514 else
1515 *pDataSize = queryCount * sizeof(uint32_t);
1516
1517 if (pData == NULL)
1518 return VK_SUCCESS;
1519
1520 if (flags & VK_QUERY_RESULT_WAIT_BIT) {
1521 ret = anv_gem_wait(device, pool->bo.gem_handle, &timeout);
1522 if (ret == -1)
1523 return vk_error(VK_ERROR_UNKNOWN);
1524 }
1525
1526 for (uint32_t i = 0; i < queryCount; i++) {
1527 result = slot[startQuery + i].end - slot[startQuery + i].begin;
1528 if (flags & VK_QUERY_RESULT_64_BIT) {
1529 *dst64++ = result;
1530 } else {
1531 if (result > UINT32_MAX)
1532 result = UINT32_MAX;
1533 *dst32++ = result;
1534 }
1535 }
1536
1537 return VK_SUCCESS;
1538 }
1539
1540 // Buffer functions
1541
1542 VkResult anv_CreateBuffer(
1543 VkDevice _device,
1544 const VkBufferCreateInfo* pCreateInfo,
1545 VkBuffer* pBuffer)
1546 {
1547 struct anv_device *device = (struct anv_device *) _device;
1548 struct anv_buffer *buffer;
1549
1550 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_BUFFER_CREATE_INFO);
1551
1552 buffer = anv_device_alloc(device, sizeof(*buffer), 8,
1553 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
1554 if (buffer == NULL)
1555 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
1556
1557 buffer->size = pCreateInfo->size;
1558 buffer->bo = NULL;
1559 buffer->offset = 0;
1560
1561 *pBuffer = (VkBuffer) buffer;
1562
1563 return VK_SUCCESS;
1564 }
1565
1566 // Buffer view functions
1567
1568 VkResult anv_CreateBufferView(
1569 VkDevice _device,
1570 const VkBufferViewCreateInfo* pCreateInfo,
1571 VkBufferView* pView)
1572 {
1573 struct anv_device *device = (struct anv_device *) _device;
1574 struct anv_buffer *buffer = (struct anv_buffer *) pCreateInfo->buffer;
1575 struct anv_surface_view *view;
1576 const struct anv_format *format;
1577
1578 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_BUFFER_VIEW_CREATE_INFO);
1579
1580 view = anv_device_alloc(device, sizeof(*view), 8,
1581 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
1582 if (view == NULL)
1583 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
1584
1585 view->bo = buffer->bo;
1586 view->offset = buffer->offset + pCreateInfo->offset;
1587 view->surface_state =
1588 anv_state_pool_alloc(&device->surface_state_pool, 64, 64);
1589 view->format = pCreateInfo->format;
1590
1591 format = anv_format_for_vk_format(pCreateInfo->format);
1592 /* This assumes RGBA float format. */
1593 uint32_t stride = 4;
1594 uint32_t num_elements = pCreateInfo->range / stride;
1595 struct GEN8_RENDER_SURFACE_STATE surface_state = {
1596 .SurfaceType = SURFTYPE_BUFFER,
1597 .SurfaceArray = false,
1598 .SurfaceFormat = format->format,
1599 .SurfaceVerticalAlignment = VALIGN4,
1600 .SurfaceHorizontalAlignment = HALIGN4,
1601 .TileMode = LINEAR,
1602 .VerticalLineStride = 0,
1603 .VerticalLineStrideOffset = 0,
1604 .SamplerL2BypassModeDisable = true,
1605 .RenderCacheReadWriteMode = WriteOnlyCache,
1606 .MemoryObjectControlState = GEN8_MOCS,
1607 .BaseMipLevel = 0,
1608 .SurfaceQPitch = 0,
1609 .Height = (num_elements >> 7) & 0x3fff,
1610 .Width = num_elements & 0x7f,
1611 .Depth = (num_elements >> 21) & 0x3f,
1612 .SurfacePitch = stride - 1,
1613 .MinimumArrayElement = 0,
1614 .NumberofMultisamples = MULTISAMPLECOUNT_1,
1615 .XOffset = 0,
1616 .YOffset = 0,
1617 .SurfaceMinLOD = 0,
1618 .MIPCountLOD = 0,
1619 .AuxiliarySurfaceMode = AUX_NONE,
1620 .RedClearColor = 0,
1621 .GreenClearColor = 0,
1622 .BlueClearColor = 0,
1623 .AlphaClearColor = 0,
1624 .ShaderChannelSelectRed = SCS_RED,
1625 .ShaderChannelSelectGreen = SCS_GREEN,
1626 .ShaderChannelSelectBlue = SCS_BLUE,
1627 .ShaderChannelSelectAlpha = SCS_ALPHA,
1628 .ResourceMinLOD = 0,
1629 /* FIXME: We assume that the image must be bound at this time. */
1630 .SurfaceBaseAddress = { NULL, view->offset },
1631 };
1632
1633 GEN8_RENDER_SURFACE_STATE_pack(NULL, view->surface_state.map, &surface_state);
1634
1635 *pView = (VkImageView) view;
1636
1637 return VK_SUCCESS;
1638 }
1639
1640 // Sampler functions
1641
1642 VkResult anv_CreateSampler(
1643 VkDevice _device,
1644 const VkSamplerCreateInfo* pCreateInfo,
1645 VkSampler* pSampler)
1646 {
1647 struct anv_device *device = (struct anv_device *) _device;
1648 struct anv_sampler *sampler;
1649
1650 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_SAMPLER_CREATE_INFO);
1651
1652 sampler = anv_device_alloc(device, sizeof(*sampler), 8,
1653 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
1654 if (!sampler)
1655 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
1656
1657 static const uint32_t vk_to_gen_tex_filter[] = {
1658 [VK_TEX_FILTER_NEAREST] = MAPFILTER_NEAREST,
1659 [VK_TEX_FILTER_LINEAR] = MAPFILTER_LINEAR
1660 };
1661
1662 static const uint32_t vk_to_gen_mipmap_mode[] = {
1663 [VK_TEX_MIPMAP_MODE_BASE] = MIPFILTER_NONE,
1664 [VK_TEX_MIPMAP_MODE_NEAREST] = MIPFILTER_NEAREST,
1665 [VK_TEX_MIPMAP_MODE_LINEAR] = MIPFILTER_LINEAR
1666 };
1667
1668 static const uint32_t vk_to_gen_tex_address[] = {
1669 [VK_TEX_ADDRESS_WRAP] = TCM_WRAP,
1670 [VK_TEX_ADDRESS_MIRROR] = TCM_MIRROR,
1671 [VK_TEX_ADDRESS_CLAMP] = TCM_CLAMP,
1672 [VK_TEX_ADDRESS_MIRROR_ONCE] = TCM_MIRROR_ONCE,
1673 [VK_TEX_ADDRESS_CLAMP_BORDER] = TCM_CLAMP_BORDER,
1674 };
1675
1676 static const uint32_t vk_to_gen_compare_op[] = {
1677 [VK_COMPARE_OP_NEVER] = PREFILTEROPNEVER,
1678 [VK_COMPARE_OP_LESS] = PREFILTEROPLESS,
1679 [VK_COMPARE_OP_EQUAL] = PREFILTEROPEQUAL,
1680 [VK_COMPARE_OP_LESS_EQUAL] = PREFILTEROPLEQUAL,
1681 [VK_COMPARE_OP_GREATER] = PREFILTEROPGREATER,
1682 [VK_COMPARE_OP_NOT_EQUAL] = PREFILTEROPNOTEQUAL,
1683 [VK_COMPARE_OP_GREATER_EQUAL] = PREFILTEROPGEQUAL,
1684 [VK_COMPARE_OP_ALWAYS] = PREFILTEROPALWAYS,
1685 };
1686
1687 if (pCreateInfo->maxAnisotropy > 0)
1688 anv_finishme("missing support for anisotropic filtering");
1689
1690 struct GEN8_SAMPLER_STATE sampler_state = {
1691 .SamplerDisable = false,
1692 .TextureBorderColorMode = DX10OGL,
1693 .LODPreClampMode = 0,
1694 .BaseMipLevel = 0,
1695 .MipModeFilter = vk_to_gen_mipmap_mode[pCreateInfo->mipMode],
1696 .MagModeFilter = vk_to_gen_tex_filter[pCreateInfo->magFilter],
1697 .MinModeFilter = vk_to_gen_tex_filter[pCreateInfo->minFilter],
1698 .TextureLODBias = pCreateInfo->mipLodBias * 256,
1699 .AnisotropicAlgorithm = EWAApproximation,
1700 .MinLOD = pCreateInfo->minLod * 256,
1701 .MaxLOD = pCreateInfo->maxLod * 256,
1702 .ChromaKeyEnable = 0,
1703 .ChromaKeyIndex = 0,
1704 .ChromaKeyMode = 0,
1705 .ShadowFunction = vk_to_gen_compare_op[pCreateInfo->compareOp],
1706 .CubeSurfaceControlMode = 0,
1707 .IndirectStatePointer = 0,
1708 .LODClampMagnificationMode = MIPNONE,
1709 .MaximumAnisotropy = 0,
1710 .RAddressMinFilterRoundingEnable = 0,
1711 .RAddressMagFilterRoundingEnable = 0,
1712 .VAddressMinFilterRoundingEnable = 0,
1713 .VAddressMagFilterRoundingEnable = 0,
1714 .UAddressMinFilterRoundingEnable = 0,
1715 .UAddressMagFilterRoundingEnable = 0,
1716 .TrilinearFilterQuality = 0,
1717 .NonnormalizedCoordinateEnable = 0,
1718 .TCXAddressControlMode = vk_to_gen_tex_address[pCreateInfo->addressU],
1719 .TCYAddressControlMode = vk_to_gen_tex_address[pCreateInfo->addressV],
1720 .TCZAddressControlMode = vk_to_gen_tex_address[pCreateInfo->addressW],
1721 };
1722
1723 GEN8_SAMPLER_STATE_pack(NULL, sampler->state, &sampler_state);
1724
1725 *pSampler = (VkSampler) sampler;
1726
1727 return VK_SUCCESS;
1728 }
1729
1730 // Descriptor set functions
1731
1732 VkResult anv_CreateDescriptorSetLayout(
1733 VkDevice _device,
1734 const VkDescriptorSetLayoutCreateInfo* pCreateInfo,
1735 VkDescriptorSetLayout* pSetLayout)
1736 {
1737 struct anv_device *device = (struct anv_device *) _device;
1738 struct anv_descriptor_set_layout *set_layout;
1739
1740 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_DESCRIPTOR_SET_LAYOUT_CREATE_INFO);
1741
1742 uint32_t sampler_count[VK_NUM_SHADER_STAGE] = { 0, };
1743 uint32_t surface_count[VK_NUM_SHADER_STAGE] = { 0, };
1744 uint32_t num_dynamic_buffers = 0;
1745 uint32_t count = 0;
1746 uint32_t s;
1747
1748 for (uint32_t i = 0; i < pCreateInfo->count; i++) {
1749 switch (pCreateInfo->pBinding[i].descriptorType) {
1750 case VK_DESCRIPTOR_TYPE_SAMPLER:
1751 for_each_bit(s, pCreateInfo->pBinding[i].stageFlags)
1752 sampler_count[s] += pCreateInfo->pBinding[i].count;
1753 break;
1754
1755 case VK_DESCRIPTOR_TYPE_COMBINED_IMAGE_SAMPLER:
1756 for_each_bit(s, pCreateInfo->pBinding[i].stageFlags)
1757 sampler_count[s] += pCreateInfo->pBinding[i].count;
1758
1759 /* fall through */
1760
1761 case VK_DESCRIPTOR_TYPE_SAMPLED_IMAGE:
1762 case VK_DESCRIPTOR_TYPE_STORAGE_IMAGE:
1763 case VK_DESCRIPTOR_TYPE_UNIFORM_TEXEL_BUFFER:
1764 case VK_DESCRIPTOR_TYPE_STORAGE_TEXEL_BUFFER:
1765 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER:
1766 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER:
1767 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER_DYNAMIC:
1768 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER_DYNAMIC:
1769 for_each_bit(s, pCreateInfo->pBinding[i].stageFlags)
1770 surface_count[s] += pCreateInfo->pBinding[i].count;
1771 break;
1772 default:
1773 break;
1774 }
1775
1776 count += pCreateInfo->pBinding[i].count;
1777 }
1778
1779 for (uint32_t i = 0; i < pCreateInfo->count; i++) {
1780 switch (pCreateInfo->pBinding[i].descriptorType) {
1781 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER_DYNAMIC:
1782 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER_DYNAMIC:
1783 num_dynamic_buffers++;
1784 break;
1785 default:
1786 break;
1787 }
1788 }
1789
1790 uint32_t sampler_total = 0;
1791 uint32_t surface_total = 0;
1792 for (uint32_t s = 0; s < VK_NUM_SHADER_STAGE; s++) {
1793 sampler_total += sampler_count[s];
1794 surface_total += surface_count[s];
1795 }
1796
1797 size_t size = sizeof(*set_layout) +
1798 (sampler_total + surface_total) * sizeof(uint32_t);
1799 set_layout = anv_device_alloc(device, size, 8,
1800 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
1801 if (!set_layout)
1802 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
1803
1804 set_layout->num_dynamic_buffers = num_dynamic_buffers;
1805 set_layout->count = count;
1806
1807 uint32_t *p = set_layout->entries;
1808 uint32_t *sampler[VK_NUM_SHADER_STAGE];
1809 uint32_t *surface[VK_NUM_SHADER_STAGE];
1810 for (uint32_t s = 0; s < VK_NUM_SHADER_STAGE; s++) {
1811 set_layout->stage[s].surface_count = surface_count[s];
1812 set_layout->stage[s].surface_start = surface[s] = p;
1813 p += surface_count[s];
1814 set_layout->stage[s].sampler_count = sampler_count[s];
1815 set_layout->stage[s].sampler_start = sampler[s] = p;
1816 p += sampler_count[s];
1817 }
1818
1819 uint32_t descriptor = 0;
1820 for (uint32_t i = 0; i < pCreateInfo->count; i++) {
1821 switch (pCreateInfo->pBinding[i].descriptorType) {
1822 case VK_DESCRIPTOR_TYPE_SAMPLER:
1823 for_each_bit(s, pCreateInfo->pBinding[i].stageFlags)
1824 for (uint32_t j = 0; j < pCreateInfo->pBinding[i].count; j++)
1825 *(sampler[s])++ = descriptor + j;
1826 break;
1827
1828 case VK_DESCRIPTOR_TYPE_COMBINED_IMAGE_SAMPLER:
1829 for_each_bit(s, pCreateInfo->pBinding[i].stageFlags)
1830 for (uint32_t j = 0; j < pCreateInfo->pBinding[i].count; j++)
1831 *(sampler[s])++ = descriptor + j;
1832
1833 /* fallthrough */
1834
1835 case VK_DESCRIPTOR_TYPE_SAMPLED_IMAGE:
1836 case VK_DESCRIPTOR_TYPE_STORAGE_IMAGE:
1837 case VK_DESCRIPTOR_TYPE_UNIFORM_TEXEL_BUFFER:
1838 case VK_DESCRIPTOR_TYPE_STORAGE_TEXEL_BUFFER:
1839 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER:
1840 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER:
1841 case VK_DESCRIPTOR_TYPE_UNIFORM_BUFFER_DYNAMIC:
1842 case VK_DESCRIPTOR_TYPE_STORAGE_BUFFER_DYNAMIC:
1843 for_each_bit(s, pCreateInfo->pBinding[i].stageFlags)
1844 for (uint32_t j = 0; j < pCreateInfo->pBinding[i].count; j++) {
1845 *(surface[s])++ = descriptor + j;
1846 }
1847 break;
1848 default:
1849 unreachable("");
1850 }
1851 descriptor += pCreateInfo->pBinding[i].count;
1852 }
1853
1854 *pSetLayout = (VkDescriptorSetLayout) set_layout;
1855
1856 return VK_SUCCESS;
1857 }
1858
1859 VkResult anv_BeginDescriptorPoolUpdate(
1860 VkDevice device,
1861 VkDescriptorUpdateMode updateMode)
1862 {
1863 return VK_SUCCESS;
1864 }
1865
1866 VkResult anv_EndDescriptorPoolUpdate(
1867 VkDevice device,
1868 VkCmdBuffer cmd)
1869 {
1870 return VK_SUCCESS;
1871 }
1872
1873 VkResult anv_CreateDescriptorPool(
1874 VkDevice device,
1875 VkDescriptorPoolUsage poolUsage,
1876 uint32_t maxSets,
1877 const VkDescriptorPoolCreateInfo* pCreateInfo,
1878 VkDescriptorPool* pDescriptorPool)
1879 {
1880 *pDescriptorPool = 1;
1881
1882 return VK_SUCCESS;
1883 }
1884
1885 VkResult anv_ResetDescriptorPool(
1886 VkDevice device,
1887 VkDescriptorPool descriptorPool)
1888 {
1889 return VK_SUCCESS;
1890 }
1891
1892 VkResult anv_AllocDescriptorSets(
1893 VkDevice _device,
1894 VkDescriptorPool descriptorPool,
1895 VkDescriptorSetUsage setUsage,
1896 uint32_t count,
1897 const VkDescriptorSetLayout* pSetLayouts,
1898 VkDescriptorSet* pDescriptorSets,
1899 uint32_t* pCount)
1900 {
1901 struct anv_device *device = (struct anv_device *) _device;
1902 const struct anv_descriptor_set_layout *layout;
1903 struct anv_descriptor_set *set;
1904 size_t size;
1905
1906 for (uint32_t i = 0; i < count; i++) {
1907 layout = (struct anv_descriptor_set_layout *) pSetLayouts[i];
1908 size = sizeof(*set) + layout->count * sizeof(set->descriptors[0]);
1909 set = anv_device_alloc(device, size, 8,
1910 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
1911 if (!set) {
1912 *pCount = i;
1913 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
1914 }
1915
1916 /* Descriptor sets may not be 100% filled out so we need to memset to
1917 * ensure that we can properly detect and handle holes.
1918 */
1919 memset(set, 0, size);
1920
1921 pDescriptorSets[i] = (VkDescriptorSet) set;
1922 }
1923
1924 *pCount = count;
1925
1926 return VK_SUCCESS;
1927 }
1928
1929 void anv_ClearDescriptorSets(
1930 VkDevice device,
1931 VkDescriptorPool descriptorPool,
1932 uint32_t count,
1933 const VkDescriptorSet* pDescriptorSets)
1934 {
1935 }
1936
1937 void anv_UpdateDescriptors(
1938 VkDevice _device,
1939 VkDescriptorSet descriptorSet,
1940 uint32_t updateCount,
1941 const void** ppUpdateArray)
1942 {
1943 struct anv_descriptor_set *set = (struct anv_descriptor_set *) descriptorSet;
1944 VkUpdateSamplers *update_samplers;
1945 VkUpdateSamplerTextures *update_sampler_textures;
1946 VkUpdateImages *update_images;
1947 VkUpdateBuffers *update_buffers;
1948 VkUpdateAsCopy *update_as_copy;
1949
1950 for (uint32_t i = 0; i < updateCount; i++) {
1951 const struct anv_common *common = ppUpdateArray[i];
1952
1953 switch (common->sType) {
1954 case VK_STRUCTURE_TYPE_UPDATE_SAMPLERS:
1955 update_samplers = (VkUpdateSamplers *) common;
1956
1957 for (uint32_t j = 0; j < update_samplers->count; j++) {
1958 set->descriptors[update_samplers->binding + j].sampler =
1959 (struct anv_sampler *) update_samplers->pSamplers[j];
1960 }
1961 break;
1962
1963 case VK_STRUCTURE_TYPE_UPDATE_SAMPLER_TEXTURES:
1964 /* FIXME: Shouldn't this be *_UPDATE_SAMPLER_IMAGES? */
1965 update_sampler_textures = (VkUpdateSamplerTextures *) common;
1966
1967 for (uint32_t j = 0; j < update_sampler_textures->count; j++) {
1968 set->descriptors[update_sampler_textures->binding + j].view =
1969 (struct anv_surface_view *)
1970 update_sampler_textures->pSamplerImageViews[j].pImageView->view;
1971 set->descriptors[update_sampler_textures->binding + j].sampler =
1972 (struct anv_sampler *)
1973 update_sampler_textures->pSamplerImageViews[j].sampler;
1974 }
1975 break;
1976
1977 case VK_STRUCTURE_TYPE_UPDATE_IMAGES:
1978 update_images = (VkUpdateImages *) common;
1979
1980 for (uint32_t j = 0; j < update_images->count; j++) {
1981 set->descriptors[update_images->binding + j].view =
1982 (struct anv_surface_view *) update_images->pImageViews[j].view;
1983 }
1984 break;
1985
1986 case VK_STRUCTURE_TYPE_UPDATE_BUFFERS:
1987 update_buffers = (VkUpdateBuffers *) common;
1988
1989 for (uint32_t j = 0; j < update_buffers->count; j++) {
1990 set->descriptors[update_buffers->binding + j].view =
1991 (struct anv_surface_view *) update_buffers->pBufferViews[j].view;
1992 }
1993 /* FIXME: descriptor arrays? */
1994 break;
1995
1996 case VK_STRUCTURE_TYPE_UPDATE_AS_COPY:
1997 update_as_copy = (VkUpdateAsCopy *) common;
1998 (void) update_as_copy;
1999 break;
2000
2001 default:
2002 break;
2003 }
2004 }
2005 }
2006
2007 // State object functions
2008
2009 static inline int64_t
2010 clamp_int64(int64_t x, int64_t min, int64_t max)
2011 {
2012 if (x < min)
2013 return min;
2014 else if (x < max)
2015 return x;
2016 else
2017 return max;
2018 }
2019
2020 static void
2021 anv_dynamic_vp_state_destroy(struct anv_device *device,
2022 struct anv_object *object,
2023 VkObjectType obj_type)
2024 {
2025 struct anv_dynamic_vp_state *state = (void *)object;
2026
2027 assert(obj_type == VK_OBJECT_TYPE_DYNAMIC_VP_STATE);
2028
2029 anv_state_pool_free(&device->dynamic_state_pool, state->sf_clip_vp);
2030 anv_state_pool_free(&device->dynamic_state_pool, state->cc_vp);
2031 anv_state_pool_free(&device->dynamic_state_pool, state->scissor);
2032
2033 anv_device_free(device, state);
2034 }
2035
2036 VkResult anv_CreateDynamicViewportState(
2037 VkDevice _device,
2038 const VkDynamicVpStateCreateInfo* pCreateInfo,
2039 VkDynamicVpState* pState)
2040 {
2041 struct anv_device *device = (struct anv_device *) _device;
2042 struct anv_dynamic_vp_state *state;
2043
2044 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_DYNAMIC_VP_STATE_CREATE_INFO);
2045
2046 state = anv_device_alloc(device, sizeof(*state), 8,
2047 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
2048 if (state == NULL)
2049 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2050
2051 state->base.destructor = anv_dynamic_vp_state_destroy;
2052
2053 unsigned count = pCreateInfo->viewportAndScissorCount;
2054 state->sf_clip_vp = anv_state_pool_alloc(&device->dynamic_state_pool,
2055 count * 64, 64);
2056 state->cc_vp = anv_state_pool_alloc(&device->dynamic_state_pool,
2057 count * 8, 32);
2058 state->scissor = anv_state_pool_alloc(&device->dynamic_state_pool,
2059 count * 32, 32);
2060
2061 for (uint32_t i = 0; i < pCreateInfo->viewportAndScissorCount; i++) {
2062 const VkViewport *vp = &pCreateInfo->pViewports[i];
2063 const VkRect *s = &pCreateInfo->pScissors[i];
2064
2065 struct GEN8_SF_CLIP_VIEWPORT sf_clip_viewport = {
2066 .ViewportMatrixElementm00 = vp->width / 2,
2067 .ViewportMatrixElementm11 = vp->height / 2,
2068 .ViewportMatrixElementm22 = (vp->maxDepth - vp->minDepth) / 2,
2069 .ViewportMatrixElementm30 = vp->originX + vp->width / 2,
2070 .ViewportMatrixElementm31 = vp->originY + vp->height / 2,
2071 .ViewportMatrixElementm32 = (vp->maxDepth + vp->minDepth) / 2,
2072 .XMinClipGuardband = -1.0f,
2073 .XMaxClipGuardband = 1.0f,
2074 .YMinClipGuardband = -1.0f,
2075 .YMaxClipGuardband = 1.0f,
2076 .XMinViewPort = vp->originX,
2077 .XMaxViewPort = vp->originX + vp->width - 1,
2078 .YMinViewPort = vp->originY,
2079 .YMaxViewPort = vp->originY + vp->height - 1,
2080 };
2081
2082 struct GEN8_CC_VIEWPORT cc_viewport = {
2083 .MinimumDepth = vp->minDepth,
2084 .MaximumDepth = vp->maxDepth
2085 };
2086
2087 /* Since xmax and ymax are inclusive, we have to have xmax < xmin or
2088 * ymax < ymin for empty clips. In case clip x, y, width height are all
2089 * 0, the clamps below produce 0 for xmin, ymin, xmax, ymax, which isn't
2090 * what we want. Just special case empty clips and produce a canonical
2091 * empty clip. */
2092 static const struct GEN8_SCISSOR_RECT empty_scissor = {
2093 .ScissorRectangleYMin = 1,
2094 .ScissorRectangleXMin = 1,
2095 .ScissorRectangleYMax = 0,
2096 .ScissorRectangleXMax = 0
2097 };
2098
2099 const int max = 0xffff;
2100 struct GEN8_SCISSOR_RECT scissor = {
2101 /* Do this math using int64_t so overflow gets clamped correctly. */
2102 .ScissorRectangleYMin = clamp_int64(s->offset.y, 0, max),
2103 .ScissorRectangleXMin = clamp_int64(s->offset.x, 0, max),
2104 .ScissorRectangleYMax = clamp_int64((uint64_t) s->offset.y + s->extent.height - 1, 0, max),
2105 .ScissorRectangleXMax = clamp_int64((uint64_t) s->offset.x + s->extent.width - 1, 0, max)
2106 };
2107
2108 GEN8_SF_CLIP_VIEWPORT_pack(NULL, state->sf_clip_vp.map + i * 64, &sf_clip_viewport);
2109 GEN8_CC_VIEWPORT_pack(NULL, state->cc_vp.map + i * 32, &cc_viewport);
2110
2111 if (s->extent.width <= 0 || s->extent.height <= 0) {
2112 GEN8_SCISSOR_RECT_pack(NULL, state->scissor.map + i * 32, &empty_scissor);
2113 } else {
2114 GEN8_SCISSOR_RECT_pack(NULL, state->scissor.map + i * 32, &scissor);
2115 }
2116 }
2117
2118 *pState = (VkDynamicVpState) state;
2119
2120 return VK_SUCCESS;
2121 }
2122
2123 VkResult anv_CreateDynamicRasterState(
2124 VkDevice _device,
2125 const VkDynamicRsStateCreateInfo* pCreateInfo,
2126 VkDynamicRsState* pState)
2127 {
2128 struct anv_device *device = (struct anv_device *) _device;
2129 struct anv_dynamic_rs_state *state;
2130
2131 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_DYNAMIC_RS_STATE_CREATE_INFO);
2132
2133 state = anv_device_alloc(device, sizeof(*state), 8,
2134 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
2135 if (state == NULL)
2136 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2137
2138 /* Missing these:
2139 * float pointFadeThreshold;
2140 * // optional (GL45) - Size of point fade threshold
2141 */
2142
2143 struct GEN8_3DSTATE_SF sf = {
2144 GEN8_3DSTATE_SF_header,
2145 .LineWidth = pCreateInfo->lineWidth,
2146 .PointWidth = pCreateInfo->pointSize,
2147 };
2148
2149 GEN8_3DSTATE_SF_pack(NULL, state->state_sf, &sf);
2150
2151 bool enable_bias = pCreateInfo->depthBias != 0.0f ||
2152 pCreateInfo->slopeScaledDepthBias != 0.0f;
2153 struct GEN8_3DSTATE_RASTER raster = {
2154 .GlobalDepthOffsetEnableSolid = enable_bias,
2155 .GlobalDepthOffsetEnableWireframe = enable_bias,
2156 .GlobalDepthOffsetEnablePoint = enable_bias,
2157 .GlobalDepthOffsetConstant = pCreateInfo->depthBias,
2158 .GlobalDepthOffsetScale = pCreateInfo->slopeScaledDepthBias,
2159 .GlobalDepthOffsetClamp = pCreateInfo->depthBiasClamp
2160 };
2161
2162 GEN8_3DSTATE_RASTER_pack(NULL, state->state_raster, &raster);
2163
2164 *pState = (VkDynamicRsState) state;
2165
2166 return VK_SUCCESS;
2167 }
2168
2169 VkResult anv_CreateDynamicColorBlendState(
2170 VkDevice _device,
2171 const VkDynamicCbStateCreateInfo* pCreateInfo,
2172 VkDynamicCbState* pState)
2173 {
2174 struct anv_device *device = (struct anv_device *) _device;
2175 struct anv_dynamic_cb_state *state;
2176
2177 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_DYNAMIC_CB_STATE_CREATE_INFO);
2178
2179 state = anv_device_alloc(device, sizeof(*state), 8,
2180 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
2181 if (state == NULL)
2182 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2183
2184 struct GEN8_COLOR_CALC_STATE color_calc_state = {
2185 .BlendConstantColorRed = pCreateInfo->blendConst[0],
2186 .BlendConstantColorGreen = pCreateInfo->blendConst[1],
2187 .BlendConstantColorBlue = pCreateInfo->blendConst[2],
2188 .BlendConstantColorAlpha = pCreateInfo->blendConst[3]
2189 };
2190
2191 GEN8_COLOR_CALC_STATE_pack(NULL, state->state_color_calc, &color_calc_state);
2192
2193 *pState = (VkDynamicCbState) state;
2194
2195 return VK_SUCCESS;
2196 }
2197
2198 VkResult anv_CreateDynamicDepthStencilState(
2199 VkDevice _device,
2200 const VkDynamicDsStateCreateInfo* pCreateInfo,
2201 VkDynamicDsState* pState)
2202 {
2203 struct anv_device *device = (struct anv_device *) _device;
2204 struct anv_dynamic_ds_state *state;
2205
2206 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_DYNAMIC_DS_STATE_CREATE_INFO);
2207
2208 state = anv_device_alloc(device, sizeof(*state), 8,
2209 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
2210 if (state == NULL)
2211 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2212
2213 struct GEN8_3DSTATE_WM_DEPTH_STENCIL wm_depth_stencil = {
2214 GEN8_3DSTATE_WM_DEPTH_STENCIL_header,
2215
2216 /* Is this what we need to do? */
2217 .StencilBufferWriteEnable = pCreateInfo->stencilWriteMask != 0,
2218
2219 .StencilTestMask = pCreateInfo->stencilReadMask,
2220 .StencilWriteMask = pCreateInfo->stencilWriteMask,
2221
2222 .BackfaceStencilTestMask = pCreateInfo->stencilReadMask,
2223 .BackfaceStencilWriteMask = pCreateInfo->stencilWriteMask,
2224 };
2225
2226 GEN8_3DSTATE_WM_DEPTH_STENCIL_pack(NULL, state->state_wm_depth_stencil,
2227 &wm_depth_stencil);
2228
2229 struct GEN8_COLOR_CALC_STATE color_calc_state = {
2230 .StencilReferenceValue = pCreateInfo->stencilFrontRef,
2231 .BackFaceStencilReferenceValue = pCreateInfo->stencilBackRef
2232 };
2233
2234 GEN8_COLOR_CALC_STATE_pack(NULL, state->state_color_calc, &color_calc_state);
2235
2236 *pState = (VkDynamicDsState) state;
2237
2238 return VK_SUCCESS;
2239 }
2240
2241 // Command buffer functions
2242
2243 static void
2244 anv_cmd_buffer_destroy(struct anv_device *device,
2245 struct anv_object *object,
2246 VkObjectType obj_type)
2247 {
2248 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) object;
2249
2250 assert(obj_type == VK_OBJECT_TYPE_COMMAND_BUFFER);
2251
2252 /* Destroy all of the batch buffers */
2253 struct anv_batch_bo *bbo = cmd_buffer->last_batch_bo;
2254 while (bbo->prev_batch_bo) {
2255 struct anv_batch_bo *prev = bbo->prev_batch_bo;
2256 anv_batch_bo_destroy(bbo, cmd_buffer->device);
2257 bbo = prev;
2258 }
2259
2260 anv_bo_pool_free(&device->batch_bo_pool, &cmd_buffer->surface_bo);
2261 anv_reloc_list_finish(&cmd_buffer->surface_relocs, device);
2262 anv_state_stream_finish(&cmd_buffer->surface_state_stream);
2263 anv_state_stream_finish(&cmd_buffer->dynamic_state_stream);
2264 anv_state_stream_finish(&cmd_buffer->binding_table_state_stream);
2265 anv_reloc_list_finish(&cmd_buffer->batch.relocs, device);
2266 anv_device_free(device, cmd_buffer->exec2_objects);
2267 anv_device_free(device, cmd_buffer->exec2_bos);
2268 anv_device_free(device, cmd_buffer);
2269 }
2270
2271 static VkResult
2272 anv_cmd_buffer_chain_batch(struct anv_batch *batch, void *_data)
2273 {
2274 struct anv_cmd_buffer *cmd_buffer = _data;
2275
2276 struct anv_batch_bo *new_bbo, *old_bbo = cmd_buffer->last_batch_bo;
2277
2278 VkResult result = anv_batch_bo_create(cmd_buffer->device, &new_bbo);
2279 if (result != VK_SUCCESS)
2280 return result;
2281
2282 /* We set the end of the batch a little short so we would be sure we
2283 * have room for the chaining command. Since we're about to emit the
2284 * chaining command, let's set it back where it should go.
2285 */
2286 batch->end += GEN8_MI_BATCH_BUFFER_START_length * 4;
2287 assert(batch->end == old_bbo->bo.map + old_bbo->bo.size);
2288
2289 anv_batch_emit(batch, GEN8_MI_BATCH_BUFFER_START,
2290 GEN8_MI_BATCH_BUFFER_START_header,
2291 ._2ndLevelBatchBuffer = _1stlevelbatch,
2292 .AddressSpaceIndicator = ASI_PPGTT,
2293 .BatchBufferStartAddress = { &new_bbo->bo, 0 },
2294 );
2295
2296 /* Pad out to a 2-dword aligned boundary with zeros */
2297 if ((uintptr_t)batch->next % 8 != 0) {
2298 *(uint32_t *)batch->next = 0;
2299 batch->next += 4;
2300 }
2301
2302 anv_batch_bo_finish(cmd_buffer->last_batch_bo, batch);
2303
2304 new_bbo->prev_batch_bo = old_bbo;
2305 cmd_buffer->last_batch_bo = new_bbo;
2306
2307 anv_batch_bo_start(new_bbo, batch, GEN8_MI_BATCH_BUFFER_START_length * 4);
2308
2309 return VK_SUCCESS;
2310 }
2311
2312 VkResult anv_CreateCommandBuffer(
2313 VkDevice _device,
2314 const VkCmdBufferCreateInfo* pCreateInfo,
2315 VkCmdBuffer* pCmdBuffer)
2316 {
2317 struct anv_device *device = (struct anv_device *) _device;
2318 struct anv_cmd_buffer *cmd_buffer;
2319 VkResult result;
2320
2321 cmd_buffer = anv_device_alloc(device, sizeof(*cmd_buffer), 8,
2322 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
2323 if (cmd_buffer == NULL)
2324 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2325
2326 cmd_buffer->base.destructor = anv_cmd_buffer_destroy;
2327
2328 cmd_buffer->device = device;
2329 cmd_buffer->rs_state = NULL;
2330 cmd_buffer->vp_state = NULL;
2331 memset(&cmd_buffer->default_bindings, 0, sizeof(cmd_buffer->default_bindings));
2332 cmd_buffer->bindings = &cmd_buffer->default_bindings;
2333
2334 result = anv_batch_bo_create(device, &cmd_buffer->last_batch_bo);
2335 if (result != VK_SUCCESS)
2336 goto fail;
2337
2338 result = anv_reloc_list_init(&cmd_buffer->batch.relocs, device);
2339 if (result != VK_SUCCESS)
2340 goto fail_batch_bo;
2341
2342 cmd_buffer->batch.device = device;
2343 cmd_buffer->batch.extend_cb = anv_cmd_buffer_chain_batch;
2344 cmd_buffer->batch.user_data = cmd_buffer;
2345
2346 anv_batch_bo_start(cmd_buffer->last_batch_bo, &cmd_buffer->batch,
2347 GEN8_MI_BATCH_BUFFER_START_length * 4);
2348
2349 result = anv_bo_pool_alloc(&device->batch_bo_pool, &cmd_buffer->surface_bo);
2350 if (result != VK_SUCCESS)
2351 goto fail_batch_relocs;
2352
2353 /* Start surface_next at 1 so surface offset 0 is invalid. */
2354 cmd_buffer->surface_next = 1;
2355 anv_reloc_list_init(&cmd_buffer->surface_relocs, device);
2356
2357 cmd_buffer->exec2_objects = NULL;
2358 cmd_buffer->exec2_bos = NULL;
2359 cmd_buffer->exec2_array_length = 0;
2360
2361 anv_state_stream_init(&cmd_buffer->binding_table_state_stream,
2362 &device->binding_table_block_pool);
2363 anv_state_stream_init(&cmd_buffer->surface_state_stream,
2364 &device->surface_state_block_pool);
2365 anv_state_stream_init(&cmd_buffer->dynamic_state_stream,
2366 &device->dynamic_state_block_pool);
2367
2368 cmd_buffer->dirty = 0;
2369 cmd_buffer->vb_dirty = 0;
2370 cmd_buffer->pipeline = NULL;
2371 cmd_buffer->vp_state = NULL;
2372 cmd_buffer->rs_state = NULL;
2373 cmd_buffer->ds_state = NULL;
2374
2375 *pCmdBuffer = (VkCmdBuffer) cmd_buffer;
2376
2377 return VK_SUCCESS;
2378
2379 fail_batch_relocs:
2380 anv_reloc_list_finish(&cmd_buffer->batch.relocs, device);
2381 fail_batch_bo:
2382 anv_batch_bo_destroy(cmd_buffer->last_batch_bo, device);
2383 fail:
2384 anv_device_free(device, cmd_buffer);
2385
2386 return result;
2387 }
2388
2389 VkResult anv_BeginCommandBuffer(
2390 VkCmdBuffer cmdBuffer,
2391 const VkCmdBufferBeginInfo* pBeginInfo)
2392 {
2393 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2394 struct anv_device *device = cmd_buffer->device;
2395
2396 anv_batch_emit(&cmd_buffer->batch, GEN8_PIPELINE_SELECT,
2397 .PipelineSelection = _3D);
2398 anv_batch_emit(&cmd_buffer->batch, GEN8_STATE_SIP);
2399
2400 anv_batch_emit(&cmd_buffer->batch, GEN8_STATE_BASE_ADDRESS,
2401 .GeneralStateBaseAddress = { NULL, 0 },
2402 .GeneralStateMemoryObjectControlState = GEN8_MOCS,
2403 .GeneralStateBaseAddressModifyEnable = true,
2404 .GeneralStateBufferSize = 0xfffff,
2405 .GeneralStateBufferSizeModifyEnable = true,
2406
2407 .SurfaceStateBaseAddress = { &cmd_buffer->surface_bo, 0 },
2408 .SurfaceStateMemoryObjectControlState = GEN8_MOCS,
2409 .SurfaceStateBaseAddressModifyEnable = true,
2410
2411 .DynamicStateBaseAddress = { &device->dynamic_state_block_pool.bo, 0 },
2412 .DynamicStateMemoryObjectControlState = GEN8_MOCS,
2413 .DynamicStateBaseAddressModifyEnable = true,
2414 .DynamicStateBufferSize = 0xfffff,
2415 .DynamicStateBufferSizeModifyEnable = true,
2416
2417 .IndirectObjectBaseAddress = { NULL, 0 },
2418 .IndirectObjectMemoryObjectControlState = GEN8_MOCS,
2419 .IndirectObjectBaseAddressModifyEnable = true,
2420 .IndirectObjectBufferSize = 0xfffff,
2421 .IndirectObjectBufferSizeModifyEnable = true,
2422
2423 .InstructionBaseAddress = { &device->instruction_block_pool.bo, 0 },
2424 .InstructionMemoryObjectControlState = GEN8_MOCS,
2425 .InstructionBaseAddressModifyEnable = true,
2426 .InstructionBufferSize = 0xfffff,
2427 .InstructionBuffersizeModifyEnable = true);
2428
2429 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_VF_STATISTICS,
2430 .StatisticsEnable = true);
2431 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_HS, .Enable = false);
2432 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_TE, .TEEnable = false);
2433 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_DS, .FunctionEnable = false);
2434 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_STREAMOUT, .SOFunctionEnable = false);
2435
2436 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_PUSH_CONSTANT_ALLOC_VS,
2437 .ConstantBufferOffset = 0,
2438 .ConstantBufferSize = 4);
2439 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_PUSH_CONSTANT_ALLOC_GS,
2440 .ConstantBufferOffset = 4,
2441 .ConstantBufferSize = 4);
2442 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_PUSH_CONSTANT_ALLOC_PS,
2443 .ConstantBufferOffset = 8,
2444 .ConstantBufferSize = 4);
2445
2446 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_WM_CHROMAKEY,
2447 .ChromaKeyKillEnable = false);
2448 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_SBE_SWIZ);
2449 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_AA_LINE_PARAMETERS);
2450
2451 return VK_SUCCESS;
2452 }
2453
2454 static VkResult
2455 anv_cmd_buffer_add_bo(struct anv_cmd_buffer *cmd_buffer,
2456 struct anv_bo *bo,
2457 struct drm_i915_gem_relocation_entry *relocs,
2458 size_t num_relocs)
2459 {
2460 struct drm_i915_gem_exec_object2 *obj;
2461
2462 if (bo->index < cmd_buffer->bo_count &&
2463 cmd_buffer->exec2_bos[bo->index] == bo)
2464 return VK_SUCCESS;
2465
2466 if (cmd_buffer->bo_count >= cmd_buffer->exec2_array_length) {
2467 uint32_t new_len = cmd_buffer->exec2_objects ?
2468 cmd_buffer->exec2_array_length * 2 : 64;
2469
2470 struct drm_i915_gem_exec_object2 *new_objects =
2471 anv_device_alloc(cmd_buffer->device, new_len * sizeof(*new_objects),
2472 8, VK_SYSTEM_ALLOC_TYPE_INTERNAL);
2473 if (new_objects == NULL)
2474 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2475
2476 struct anv_bo **new_bos =
2477 anv_device_alloc(cmd_buffer->device, new_len * sizeof(*new_bos),
2478 8, VK_SYSTEM_ALLOC_TYPE_INTERNAL);
2479 if (new_objects == NULL) {
2480 anv_device_free(cmd_buffer->device, new_objects);
2481 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
2482 }
2483
2484 if (cmd_buffer->exec2_objects) {
2485 memcpy(new_objects, cmd_buffer->exec2_objects,
2486 cmd_buffer->bo_count * sizeof(*new_objects));
2487 memcpy(new_bos, cmd_buffer->exec2_bos,
2488 cmd_buffer->bo_count * sizeof(*new_bos));
2489 }
2490
2491 cmd_buffer->exec2_objects = new_objects;
2492 cmd_buffer->exec2_bos = new_bos;
2493 cmd_buffer->exec2_array_length = new_len;
2494 }
2495
2496 assert(cmd_buffer->bo_count < cmd_buffer->exec2_array_length);
2497
2498 bo->index = cmd_buffer->bo_count++;
2499 obj = &cmd_buffer->exec2_objects[bo->index];
2500 cmd_buffer->exec2_bos[bo->index] = bo;
2501
2502 obj->handle = bo->gem_handle;
2503 obj->relocation_count = 0;
2504 obj->relocs_ptr = 0;
2505 obj->alignment = 0;
2506 obj->offset = bo->offset;
2507 obj->flags = 0;
2508 obj->rsvd1 = 0;
2509 obj->rsvd2 = 0;
2510
2511 if (relocs) {
2512 obj->relocation_count = num_relocs;
2513 obj->relocs_ptr = (uintptr_t) relocs;
2514 }
2515
2516 return VK_SUCCESS;
2517 }
2518
2519 static void
2520 anv_cmd_buffer_add_validate_bos(struct anv_cmd_buffer *cmd_buffer,
2521 struct anv_reloc_list *list)
2522 {
2523 for (size_t i = 0; i < list->num_relocs; i++)
2524 anv_cmd_buffer_add_bo(cmd_buffer, list->reloc_bos[i], NULL, 0);
2525 }
2526
2527 static void
2528 anv_cmd_buffer_process_relocs(struct anv_cmd_buffer *cmd_buffer,
2529 struct anv_reloc_list *list)
2530 {
2531 struct anv_bo *bo;
2532
2533 /* If the kernel supports I915_EXEC_NO_RELOC, it will compare offset in
2534 * struct drm_i915_gem_exec_object2 against the bos current offset and if
2535 * all bos haven't moved it will skip relocation processing alltogether.
2536 * If I915_EXEC_NO_RELOC is not supported, the kernel ignores the incoming
2537 * value of offset so we can set it either way. For that to work we need
2538 * to make sure all relocs use the same presumed offset.
2539 */
2540
2541 for (size_t i = 0; i < list->num_relocs; i++) {
2542 bo = list->reloc_bos[i];
2543 if (bo->offset != list->relocs[i].presumed_offset)
2544 cmd_buffer->need_reloc = true;
2545
2546 list->relocs[i].target_handle = bo->index;
2547 }
2548 }
2549
2550 VkResult anv_EndCommandBuffer(
2551 VkCmdBuffer cmdBuffer)
2552 {
2553 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2554 struct anv_device *device = cmd_buffer->device;
2555 struct anv_batch *batch = &cmd_buffer->batch;
2556
2557 anv_batch_emit(batch, GEN8_MI_BATCH_BUFFER_END);
2558
2559 /* Round batch up to an even number of dwords. */
2560 if ((batch->next - batch->start) & 4)
2561 anv_batch_emit(batch, GEN8_MI_NOOP);
2562
2563 anv_batch_bo_finish(cmd_buffer->last_batch_bo, &cmd_buffer->batch);
2564
2565 cmd_buffer->bo_count = 0;
2566 cmd_buffer->need_reloc = false;
2567
2568 /* Lock for access to bo->index. */
2569 pthread_mutex_lock(&device->mutex);
2570
2571 /* Add block pool bos first so we can add them with their relocs. */
2572 anv_cmd_buffer_add_bo(cmd_buffer, &cmd_buffer->surface_bo,
2573 cmd_buffer->surface_relocs.relocs,
2574 cmd_buffer->surface_relocs.num_relocs);
2575
2576 /* Add all of the BOs referenced by surface state */
2577 anv_cmd_buffer_add_validate_bos(cmd_buffer, &cmd_buffer->surface_relocs);
2578
2579 /* Add all but the first batch BO */
2580 struct anv_batch_bo *batch_bo = cmd_buffer->last_batch_bo;
2581 while (batch_bo->prev_batch_bo) {
2582 anv_cmd_buffer_add_bo(cmd_buffer, &batch_bo->bo,
2583 &batch->relocs.relocs[batch_bo->first_reloc],
2584 batch_bo->num_relocs);
2585 batch_bo = batch_bo->prev_batch_bo;
2586 }
2587
2588 /* Add everything referenced by the batches */
2589 anv_cmd_buffer_add_validate_bos(cmd_buffer, &batch->relocs);
2590
2591 /* Add the first batch bo last */
2592 assert(batch_bo->prev_batch_bo == NULL && batch_bo->first_reloc == 0);
2593 anv_cmd_buffer_add_bo(cmd_buffer, &batch_bo->bo,
2594 &batch->relocs.relocs[batch_bo->first_reloc],
2595 batch_bo->num_relocs);
2596 assert(batch_bo->bo.index == cmd_buffer->bo_count - 1);
2597
2598 anv_cmd_buffer_process_relocs(cmd_buffer, &cmd_buffer->surface_relocs);
2599 anv_cmd_buffer_process_relocs(cmd_buffer, &batch->relocs);
2600
2601 cmd_buffer->execbuf.buffers_ptr = (uintptr_t) cmd_buffer->exec2_objects;
2602 cmd_buffer->execbuf.buffer_count = cmd_buffer->bo_count;
2603 cmd_buffer->execbuf.batch_start_offset = 0;
2604 cmd_buffer->execbuf.batch_len = batch->next - batch->start;
2605 cmd_buffer->execbuf.cliprects_ptr = 0;
2606 cmd_buffer->execbuf.num_cliprects = 0;
2607 cmd_buffer->execbuf.DR1 = 0;
2608 cmd_buffer->execbuf.DR4 = 0;
2609
2610 cmd_buffer->execbuf.flags = I915_EXEC_HANDLE_LUT;
2611 if (!cmd_buffer->need_reloc)
2612 cmd_buffer->execbuf.flags |= I915_EXEC_NO_RELOC;
2613 cmd_buffer->execbuf.flags |= I915_EXEC_RENDER;
2614 cmd_buffer->execbuf.rsvd1 = device->context_id;
2615 cmd_buffer->execbuf.rsvd2 = 0;
2616
2617 pthread_mutex_unlock(&device->mutex);
2618
2619 return VK_SUCCESS;
2620 }
2621
2622 VkResult anv_ResetCommandBuffer(
2623 VkCmdBuffer cmdBuffer)
2624 {
2625 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2626
2627 /* Delete all but the first batch bo */
2628 while (cmd_buffer->last_batch_bo->prev_batch_bo) {
2629 struct anv_batch_bo *prev = cmd_buffer->last_batch_bo->prev_batch_bo;
2630 anv_batch_bo_destroy(cmd_buffer->last_batch_bo, cmd_buffer->device);
2631 cmd_buffer->last_batch_bo = prev;
2632 }
2633 assert(cmd_buffer->last_batch_bo->prev_batch_bo == NULL);
2634
2635 cmd_buffer->batch.relocs.num_relocs = 0;
2636 anv_batch_bo_start(cmd_buffer->last_batch_bo, &cmd_buffer->batch,
2637 GEN8_MI_BATCH_BUFFER_START_length * 4);
2638
2639 cmd_buffer->surface_next = 0;
2640 cmd_buffer->surface_relocs.num_relocs = 0;
2641
2642 return VK_SUCCESS;
2643 }
2644
2645 // Command buffer building functions
2646
2647 void anv_CmdBindPipeline(
2648 VkCmdBuffer cmdBuffer,
2649 VkPipelineBindPoint pipelineBindPoint,
2650 VkPipeline _pipeline)
2651 {
2652 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2653 struct anv_pipeline *pipeline = (struct anv_pipeline *) _pipeline;
2654
2655 cmd_buffer->pipeline = pipeline;
2656 cmd_buffer->vb_dirty |= pipeline->vb_used;
2657 cmd_buffer->dirty |= ANV_CMD_BUFFER_PIPELINE_DIRTY;
2658 }
2659
2660 void anv_CmdBindDynamicStateObject(
2661 VkCmdBuffer cmdBuffer,
2662 VkStateBindPoint stateBindPoint,
2663 VkDynamicStateObject dynamicState)
2664 {
2665 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2666 struct anv_dynamic_vp_state *vp_state;
2667
2668 switch (stateBindPoint) {
2669 case VK_STATE_BIND_POINT_VIEWPORT:
2670 vp_state = (struct anv_dynamic_vp_state *) dynamicState;
2671 /* We emit state immediately, but set cmd_buffer->vp_state to indicate
2672 * that vp state has been set in this command buffer. */
2673 cmd_buffer->vp_state = vp_state;
2674 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_SCISSOR_STATE_POINTERS,
2675 .ScissorRectPointer = vp_state->scissor.offset);
2676 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_VIEWPORT_STATE_POINTERS_CC,
2677 .CCViewportPointer = vp_state->cc_vp.offset);
2678 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP,
2679 .SFClipViewportPointer = vp_state->sf_clip_vp.offset);
2680 break;
2681 case VK_STATE_BIND_POINT_RASTER:
2682 cmd_buffer->rs_state = (struct anv_dynamic_rs_state *) dynamicState;
2683 cmd_buffer->dirty |= ANV_CMD_BUFFER_RS_DIRTY;
2684 break;
2685 case VK_STATE_BIND_POINT_COLOR_BLEND:
2686 cmd_buffer->cb_state = (struct anv_dynamic_cb_state *) dynamicState;
2687 cmd_buffer->dirty |= ANV_CMD_BUFFER_CB_DIRTY;
2688 break;
2689 case VK_STATE_BIND_POINT_DEPTH_STENCIL:
2690 cmd_buffer->ds_state = (struct anv_dynamic_ds_state *) dynamicState;
2691 cmd_buffer->dirty |= ANV_CMD_BUFFER_DS_DIRTY;
2692 break;
2693 default:
2694 break;
2695 };
2696 }
2697
2698 static struct anv_state
2699 anv_cmd_buffer_alloc_surface_state(struct anv_cmd_buffer *cmd_buffer,
2700 uint32_t size, uint32_t alignment)
2701 {
2702 struct anv_state state;
2703
2704 state.offset = ALIGN_U32(cmd_buffer->surface_next, alignment);
2705 state.map = cmd_buffer->surface_bo.map + state.offset;
2706 state.alloc_size = size;
2707 cmd_buffer->surface_next = state.offset + size;
2708
2709 assert(state.offset + size < cmd_buffer->surface_bo.size);
2710
2711 return state;
2712 }
2713
2714 void anv_CmdBindDescriptorSets(
2715 VkCmdBuffer cmdBuffer,
2716 VkPipelineBindPoint pipelineBindPoint,
2717 uint32_t firstSet,
2718 uint32_t setCount,
2719 const VkDescriptorSet* pDescriptorSets,
2720 uint32_t dynamicOffsetCount,
2721 const uint32_t* pDynamicOffsets)
2722 {
2723 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2724 struct anv_pipeline_layout *layout = cmd_buffer->pipeline->layout;
2725 struct anv_bindings *bindings = cmd_buffer->bindings;
2726
2727 uint32_t offset = 0;
2728 for (uint32_t i = 0; i < setCount; i++) {
2729 struct anv_descriptor_set *set =
2730 (struct anv_descriptor_set *) pDescriptorSets[i];
2731 struct anv_descriptor_set_layout *set_layout = layout->set[firstSet + i].layout;
2732
2733 for (uint32_t s = 0; s < VK_NUM_SHADER_STAGE; s++) {
2734 uint32_t *surface_to_desc = set_layout->stage[s].surface_start;
2735 uint32_t *sampler_to_desc = set_layout->stage[s].sampler_start;
2736 uint32_t bias = s == VK_SHADER_STAGE_FRAGMENT ? MAX_RTS : 0;
2737 uint32_t start;
2738
2739 start = bias + layout->set[firstSet + i].surface_start[s];
2740 for (uint32_t b = 0; b < set_layout->stage[s].surface_count; b++) {
2741 struct anv_surface_view *view = set->descriptors[surface_to_desc[b]].view;
2742 if (!view)
2743 continue;
2744
2745 struct anv_state state =
2746 anv_cmd_buffer_alloc_surface_state(cmd_buffer, 64, 64);
2747 memcpy(state.map, view->surface_state.map, 64);
2748
2749 /* The address goes in dwords 8 and 9 of the SURFACE_STATE */
2750 *(uint64_t *)(state.map + 8 * 4) =
2751 anv_reloc_list_add(&cmd_buffer->surface_relocs,
2752 cmd_buffer->device,
2753 state.offset + 8 * 4,
2754 view->bo, view->offset);
2755
2756 bindings->descriptors[s].surfaces[start + b] = state.offset;
2757 }
2758
2759 start = layout->set[firstSet + i].sampler_start[s];
2760 for (uint32_t b = 0; b < set_layout->stage[s].sampler_count; b++) {
2761 struct anv_sampler *sampler = set->descriptors[sampler_to_desc[b]].sampler;
2762 if (!sampler)
2763 continue;
2764
2765 memcpy(&bindings->descriptors[s].samplers[start + b],
2766 sampler->state, sizeof(sampler->state));
2767 }
2768 }
2769
2770 offset += layout->set[firstSet + i].layout->num_dynamic_buffers;
2771 }
2772
2773 cmd_buffer->dirty |= ANV_CMD_BUFFER_DESCRIPTOR_SET_DIRTY;
2774 }
2775
2776 void anv_CmdBindIndexBuffer(
2777 VkCmdBuffer cmdBuffer,
2778 VkBuffer _buffer,
2779 VkDeviceSize offset,
2780 VkIndexType indexType)
2781 {
2782 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2783 struct anv_buffer *buffer = (struct anv_buffer *) _buffer;
2784
2785 static const uint32_t vk_to_gen_index_type[] = {
2786 [VK_INDEX_TYPE_UINT8] = INDEX_BYTE,
2787 [VK_INDEX_TYPE_UINT16] = INDEX_WORD,
2788 [VK_INDEX_TYPE_UINT32] = INDEX_DWORD,
2789 };
2790
2791 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_INDEX_BUFFER,
2792 .IndexFormat = vk_to_gen_index_type[indexType],
2793 .MemoryObjectControlState = GEN8_MOCS,
2794 .BufferStartingAddress = { buffer->bo, buffer->offset + offset },
2795 .BufferSize = buffer->size - offset);
2796 }
2797
2798 void anv_CmdBindVertexBuffers(
2799 VkCmdBuffer cmdBuffer,
2800 uint32_t startBinding,
2801 uint32_t bindingCount,
2802 const VkBuffer* pBuffers,
2803 const VkDeviceSize* pOffsets)
2804 {
2805 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
2806 struct anv_bindings *bindings = cmd_buffer->bindings;
2807
2808 /* We have to defer setting up vertex buffer since we need the buffer
2809 * stride from the pipeline. */
2810
2811 for (uint32_t i = 0; i < bindingCount; i++) {
2812 bindings->vb[startBinding + i].buffer = (struct anv_buffer *) pBuffers[i];
2813 bindings->vb[startBinding + i].offset = pOffsets[i];
2814 cmd_buffer->vb_dirty |= 1 << (startBinding + i);
2815 }
2816 }
2817
2818 static void
2819 flush_descriptor_sets(struct anv_cmd_buffer *cmd_buffer)
2820 {
2821 struct anv_pipeline_layout *layout = cmd_buffer->pipeline->layout;
2822 struct anv_bindings *bindings = cmd_buffer->bindings;
2823 uint32_t layers = cmd_buffer->framebuffer->layers;
2824
2825 for (uint32_t s = 0; s < VK_NUM_SHADER_STAGE; s++) {
2826 uint32_t bias;
2827
2828 if (s == VK_SHADER_STAGE_FRAGMENT) {
2829 bias = MAX_RTS;
2830 layers = cmd_buffer->framebuffer->layers;
2831 } else {
2832 bias = 0;
2833 layers = 0;
2834 }
2835
2836 /* This is a little awkward: layout can be NULL but we still have to
2837 * allocate and set a binding table for the PS stage for render
2838 * targets. */
2839 uint32_t surface_count = layout ? layout->stage[s].surface_count : 0;
2840
2841 if (layers + surface_count > 0) {
2842 struct anv_state state;
2843 uint32_t size;
2844
2845 size = (bias + surface_count) * sizeof(uint32_t);
2846 state = anv_cmd_buffer_alloc_surface_state(cmd_buffer, size, 32);
2847 memcpy(state.map, bindings->descriptors[s].surfaces, size);
2848
2849 static const uint32_t binding_table_opcodes[] = {
2850 [VK_SHADER_STAGE_VERTEX] = 38,
2851 [VK_SHADER_STAGE_TESS_CONTROL] = 39,
2852 [VK_SHADER_STAGE_TESS_EVALUATION] = 40,
2853 [VK_SHADER_STAGE_GEOMETRY] = 41,
2854 [VK_SHADER_STAGE_FRAGMENT] = 42,
2855 [VK_SHADER_STAGE_COMPUTE] = 0,
2856 };
2857
2858 anv_batch_emit(&cmd_buffer->batch,
2859 GEN8_3DSTATE_BINDING_TABLE_POINTERS_VS,
2860 ._3DCommandSubOpcode = binding_table_opcodes[s],
2861 .PointertoVSBindingTable = state.offset);
2862 }
2863
2864 if (layout && layout->stage[s].sampler_count > 0) {
2865 struct anv_state state;
2866 size_t size;
2867
2868 size = layout->stage[s].sampler_count * 16;
2869 state = anv_state_stream_alloc(&cmd_buffer->dynamic_state_stream, size, 32);
2870 memcpy(state.map, bindings->descriptors[s].samplers, size);
2871
2872 static const uint32_t sampler_state_opcodes[] = {
2873 [VK_SHADER_STAGE_VERTEX] = 43,
2874 [VK_SHADER_STAGE_TESS_CONTROL] = 44, /* HS */
2875 [VK_SHADER_STAGE_TESS_EVALUATION] = 45, /* DS */
2876 [VK_SHADER_STAGE_GEOMETRY] = 46,
2877 [VK_SHADER_STAGE_FRAGMENT] = 47,
2878 [VK_SHADER_STAGE_COMPUTE] = 0,
2879 };
2880
2881 anv_batch_emit(&cmd_buffer->batch,
2882 GEN8_3DSTATE_SAMPLER_STATE_POINTERS_VS,
2883 ._3DCommandSubOpcode = sampler_state_opcodes[s],
2884 .PointertoVSSamplerState = state.offset);
2885 }
2886 }
2887 }
2888
2889 static struct anv_state
2890 anv_cmd_buffer_emit_dynamic(struct anv_cmd_buffer *cmd_buffer,
2891 uint32_t *a, uint32_t dwords, uint32_t alignment)
2892 {
2893 struct anv_device *device = cmd_buffer->device;
2894 struct anv_state state;
2895
2896 state = anv_state_pool_alloc(&device->dynamic_state_pool, dwords * 4, alignment);
2897 memcpy(state.map, a, dwords * 4);
2898
2899 return state;
2900 }
2901
2902 static struct anv_state
2903 anv_cmd_buffer_merge_dynamic(struct anv_cmd_buffer *cmd_buffer,
2904 uint32_t *a, uint32_t *b, uint32_t dwords, uint32_t alignment)
2905 {
2906 struct anv_device *device = cmd_buffer->device;
2907 struct anv_state state;
2908 uint32_t *p;
2909
2910 state = anv_state_pool_alloc(&device->dynamic_state_pool, dwords * 4, alignment);
2911 p = state.map;
2912 for (uint32_t i = 0; i < dwords; i++)
2913 p[i] = a[i] | b[i];
2914
2915 return state;
2916 }
2917
2918 static void
2919 anv_cmd_buffer_flush_state(struct anv_cmd_buffer *cmd_buffer)
2920 {
2921 struct anv_pipeline *pipeline = cmd_buffer->pipeline;
2922 struct anv_bindings *bindings = cmd_buffer->bindings;
2923 uint32_t *p;
2924
2925 uint32_t vb_emit = cmd_buffer->vb_dirty & pipeline->vb_used;
2926 const uint32_t num_buffers = __builtin_popcount(vb_emit);
2927 const uint32_t num_dwords = 1 + num_buffers * 4;
2928
2929 if (vb_emit) {
2930 p = anv_batch_emitn(&cmd_buffer->batch, num_dwords,
2931 GEN8_3DSTATE_VERTEX_BUFFERS);
2932 uint32_t vb, i = 0;
2933 for_each_bit(vb, vb_emit) {
2934 struct anv_buffer *buffer = bindings->vb[vb].buffer;
2935 uint32_t offset = bindings->vb[vb].offset;
2936
2937 struct GEN8_VERTEX_BUFFER_STATE state = {
2938 .VertexBufferIndex = vb,
2939 .MemoryObjectControlState = GEN8_MOCS,
2940 .AddressModifyEnable = true,
2941 .BufferPitch = pipeline->binding_stride[vb],
2942 .BufferStartingAddress = { buffer->bo, buffer->offset + offset },
2943 .BufferSize = buffer->size - offset
2944 };
2945
2946 GEN8_VERTEX_BUFFER_STATE_pack(&cmd_buffer->batch, &p[1 + i * 4], &state);
2947 i++;
2948 }
2949 }
2950
2951 if (cmd_buffer->dirty & ANV_CMD_BUFFER_PIPELINE_DIRTY)
2952 anv_batch_emit_batch(&cmd_buffer->batch, &pipeline->batch);
2953
2954 if (cmd_buffer->dirty & ANV_CMD_BUFFER_DESCRIPTOR_SET_DIRTY)
2955 flush_descriptor_sets(cmd_buffer);
2956
2957 if (cmd_buffer->dirty & (ANV_CMD_BUFFER_PIPELINE_DIRTY | ANV_CMD_BUFFER_RS_DIRTY)) {
2958 anv_batch_emit_merge(&cmd_buffer->batch,
2959 cmd_buffer->rs_state->state_sf, pipeline->state_sf);
2960 anv_batch_emit_merge(&cmd_buffer->batch,
2961 cmd_buffer->rs_state->state_raster, pipeline->state_raster);
2962 }
2963
2964 if (cmd_buffer->ds_state &&
2965 (cmd_buffer->dirty & (ANV_CMD_BUFFER_PIPELINE_DIRTY | ANV_CMD_BUFFER_DS_DIRTY)))
2966 anv_batch_emit_merge(&cmd_buffer->batch,
2967 cmd_buffer->ds_state->state_wm_depth_stencil,
2968 pipeline->state_wm_depth_stencil);
2969
2970 if (cmd_buffer->dirty & (ANV_CMD_BUFFER_CB_DIRTY | ANV_CMD_BUFFER_DS_DIRTY)) {
2971 struct anv_state state;
2972 if (cmd_buffer->ds_state == NULL)
2973 state = anv_cmd_buffer_emit_dynamic(cmd_buffer,
2974 cmd_buffer->cb_state->state_color_calc,
2975 GEN8_COLOR_CALC_STATE_length, 32);
2976 else if (cmd_buffer->cb_state == NULL)
2977 state = anv_cmd_buffer_emit_dynamic(cmd_buffer,
2978 cmd_buffer->ds_state->state_color_calc,
2979 GEN8_COLOR_CALC_STATE_length, 32);
2980 else
2981 state = anv_cmd_buffer_merge_dynamic(cmd_buffer,
2982 cmd_buffer->ds_state->state_color_calc,
2983 cmd_buffer->cb_state->state_color_calc,
2984 GEN8_COLOR_CALC_STATE_length, 32);
2985
2986 anv_batch_emit(&cmd_buffer->batch,
2987 GEN8_3DSTATE_CC_STATE_POINTERS,
2988 .ColorCalcStatePointer = state.offset,
2989 .ColorCalcStatePointerValid = true);
2990 }
2991
2992 cmd_buffer->vb_dirty &= ~vb_emit;
2993 cmd_buffer->dirty = 0;
2994 }
2995
2996 void anv_CmdDraw(
2997 VkCmdBuffer cmdBuffer,
2998 uint32_t firstVertex,
2999 uint32_t vertexCount,
3000 uint32_t firstInstance,
3001 uint32_t instanceCount)
3002 {
3003 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3004
3005 anv_cmd_buffer_flush_state(cmd_buffer);
3006
3007 anv_batch_emit(&cmd_buffer->batch, GEN8_3DPRIMITIVE,
3008 .VertexAccessType = SEQUENTIAL,
3009 .VertexCountPerInstance = vertexCount,
3010 .StartVertexLocation = firstVertex,
3011 .InstanceCount = instanceCount,
3012 .StartInstanceLocation = firstInstance,
3013 .BaseVertexLocation = 0);
3014 }
3015
3016 void anv_CmdDrawIndexed(
3017 VkCmdBuffer cmdBuffer,
3018 uint32_t firstIndex,
3019 uint32_t indexCount,
3020 int32_t vertexOffset,
3021 uint32_t firstInstance,
3022 uint32_t instanceCount)
3023 {
3024 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3025
3026 anv_cmd_buffer_flush_state(cmd_buffer);
3027
3028 anv_batch_emit(&cmd_buffer->batch, GEN8_3DPRIMITIVE,
3029 .VertexAccessType = RANDOM,
3030 .VertexCountPerInstance = indexCount,
3031 .StartVertexLocation = firstIndex,
3032 .InstanceCount = instanceCount,
3033 .StartInstanceLocation = firstInstance,
3034 .BaseVertexLocation = 0);
3035 }
3036
3037 static void
3038 anv_batch_lrm(struct anv_batch *batch,
3039 uint32_t reg, struct anv_bo *bo, uint32_t offset)
3040 {
3041 anv_batch_emit(batch, GEN8_MI_LOAD_REGISTER_MEM,
3042 .RegisterAddress = reg,
3043 .MemoryAddress = { bo, offset });
3044 }
3045
3046 static void
3047 anv_batch_lri(struct anv_batch *batch, uint32_t reg, uint32_t imm)
3048 {
3049 anv_batch_emit(batch, GEN8_MI_LOAD_REGISTER_IMM,
3050 .RegisterOffset = reg,
3051 .DataDWord = imm);
3052 }
3053
3054 /* Auto-Draw / Indirect Registers */
3055 #define GEN7_3DPRIM_END_OFFSET 0x2420
3056 #define GEN7_3DPRIM_START_VERTEX 0x2430
3057 #define GEN7_3DPRIM_VERTEX_COUNT 0x2434
3058 #define GEN7_3DPRIM_INSTANCE_COUNT 0x2438
3059 #define GEN7_3DPRIM_START_INSTANCE 0x243C
3060 #define GEN7_3DPRIM_BASE_VERTEX 0x2440
3061
3062 void anv_CmdDrawIndirect(
3063 VkCmdBuffer cmdBuffer,
3064 VkBuffer _buffer,
3065 VkDeviceSize offset,
3066 uint32_t count,
3067 uint32_t stride)
3068 {
3069 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3070 struct anv_buffer *buffer = (struct anv_buffer *) _buffer;
3071 struct anv_bo *bo = buffer->bo;
3072 uint32_t bo_offset = buffer->offset + offset;
3073
3074 anv_cmd_buffer_flush_state(cmd_buffer);
3075
3076 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_VERTEX_COUNT, bo, bo_offset);
3077 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_INSTANCE_COUNT, bo, bo_offset + 4);
3078 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_START_VERTEX, bo, bo_offset + 8);
3079 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_START_INSTANCE, bo, bo_offset + 12);
3080 anv_batch_lri(&cmd_buffer->batch, GEN7_3DPRIM_BASE_VERTEX, 0);
3081
3082 anv_batch_emit(&cmd_buffer->batch, GEN8_3DPRIMITIVE,
3083 .IndirectParameterEnable = true,
3084 .VertexAccessType = SEQUENTIAL);
3085 }
3086
3087 void anv_CmdDrawIndexedIndirect(
3088 VkCmdBuffer cmdBuffer,
3089 VkBuffer _buffer,
3090 VkDeviceSize offset,
3091 uint32_t count,
3092 uint32_t stride)
3093 {
3094 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3095 struct anv_buffer *buffer = (struct anv_buffer *) _buffer;
3096 struct anv_bo *bo = buffer->bo;
3097 uint32_t bo_offset = buffer->offset + offset;
3098
3099 anv_cmd_buffer_flush_state(cmd_buffer);
3100
3101 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_VERTEX_COUNT, bo, bo_offset);
3102 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_INSTANCE_COUNT, bo, bo_offset + 4);
3103 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_START_VERTEX, bo, bo_offset + 8);
3104 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_BASE_VERTEX, bo, bo_offset + 12);
3105 anv_batch_lrm(&cmd_buffer->batch, GEN7_3DPRIM_START_INSTANCE, bo, bo_offset + 16);
3106
3107 anv_batch_emit(&cmd_buffer->batch, GEN8_3DPRIMITIVE,
3108 .IndirectParameterEnable = true,
3109 .VertexAccessType = RANDOM);
3110 }
3111
3112 void anv_CmdDispatch(
3113 VkCmdBuffer cmdBuffer,
3114 uint32_t x,
3115 uint32_t y,
3116 uint32_t z)
3117 {
3118 stub();
3119 }
3120
3121 void anv_CmdDispatchIndirect(
3122 VkCmdBuffer cmdBuffer,
3123 VkBuffer buffer,
3124 VkDeviceSize offset)
3125 {
3126 stub();
3127 }
3128
3129 void anv_CmdSetEvent(
3130 VkCmdBuffer cmdBuffer,
3131 VkEvent event,
3132 VkPipeEvent pipeEvent)
3133 {
3134 stub();
3135 }
3136
3137 void anv_CmdResetEvent(
3138 VkCmdBuffer cmdBuffer,
3139 VkEvent event,
3140 VkPipeEvent pipeEvent)
3141 {
3142 stub();
3143 }
3144
3145 void anv_CmdWaitEvents(
3146 VkCmdBuffer cmdBuffer,
3147 VkWaitEvent waitEvent,
3148 uint32_t eventCount,
3149 const VkEvent* pEvents,
3150 uint32_t memBarrierCount,
3151 const void** ppMemBarriers)
3152 {
3153 stub();
3154 }
3155
3156 void anv_CmdPipelineBarrier(
3157 VkCmdBuffer cmdBuffer,
3158 VkWaitEvent waitEvent,
3159 uint32_t pipeEventCount,
3160 const VkPipeEvent* pPipeEvents,
3161 uint32_t memBarrierCount,
3162 const void** ppMemBarriers)
3163 {
3164 stub();
3165 }
3166
3167 static void
3168 anv_batch_emit_ps_depth_count(struct anv_batch *batch,
3169 struct anv_bo *bo, uint32_t offset)
3170 {
3171 anv_batch_emit(batch, GEN8_PIPE_CONTROL,
3172 .DestinationAddressType = DAT_PPGTT,
3173 .PostSyncOperation = WritePSDepthCount,
3174 .Address = { bo, offset }); /* FIXME: This is only lower 32 bits */
3175 }
3176
3177 void anv_CmdBeginQuery(
3178 VkCmdBuffer cmdBuffer,
3179 VkQueryPool queryPool,
3180 uint32_t slot,
3181 VkQueryControlFlags flags)
3182 {
3183 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3184 struct anv_query_pool *pool = (struct anv_query_pool *) queryPool;
3185
3186 switch (pool->type) {
3187 case VK_QUERY_TYPE_OCCLUSION:
3188 anv_batch_emit_ps_depth_count(&cmd_buffer->batch, &pool->bo,
3189 slot * sizeof(struct anv_query_pool_slot));
3190 break;
3191
3192 case VK_QUERY_TYPE_PIPELINE_STATISTICS:
3193 default:
3194 unreachable("");
3195 }
3196 }
3197
3198 void anv_CmdEndQuery(
3199 VkCmdBuffer cmdBuffer,
3200 VkQueryPool queryPool,
3201 uint32_t slot)
3202 {
3203 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3204 struct anv_query_pool *pool = (struct anv_query_pool *) queryPool;
3205
3206 switch (pool->type) {
3207 case VK_QUERY_TYPE_OCCLUSION:
3208 anv_batch_emit_ps_depth_count(&cmd_buffer->batch, &pool->bo,
3209 slot * sizeof(struct anv_query_pool_slot) + 8);
3210 break;
3211
3212 case VK_QUERY_TYPE_PIPELINE_STATISTICS:
3213 default:
3214 unreachable("");
3215 }
3216 }
3217
3218 void anv_CmdResetQueryPool(
3219 VkCmdBuffer cmdBuffer,
3220 VkQueryPool queryPool,
3221 uint32_t startQuery,
3222 uint32_t queryCount)
3223 {
3224 stub();
3225 }
3226
3227 #define TIMESTAMP 0x2358
3228
3229 void anv_CmdWriteTimestamp(
3230 VkCmdBuffer cmdBuffer,
3231 VkTimestampType timestampType,
3232 VkBuffer destBuffer,
3233 VkDeviceSize destOffset)
3234 {
3235 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3236 struct anv_buffer *buffer = (struct anv_buffer *) destBuffer;
3237 struct anv_bo *bo = buffer->bo;
3238
3239 switch (timestampType) {
3240 case VK_TIMESTAMP_TYPE_TOP:
3241 anv_batch_emit(&cmd_buffer->batch, GEN8_MI_STORE_REGISTER_MEM,
3242 .RegisterAddress = TIMESTAMP,
3243 .MemoryAddress = { bo, buffer->offset + destOffset });
3244 anv_batch_emit(&cmd_buffer->batch, GEN8_MI_STORE_REGISTER_MEM,
3245 .RegisterAddress = TIMESTAMP + 4,
3246 .MemoryAddress = { bo, buffer->offset + destOffset + 4 });
3247 break;
3248
3249 case VK_TIMESTAMP_TYPE_BOTTOM:
3250 anv_batch_emit(&cmd_buffer->batch, GEN8_PIPE_CONTROL,
3251 .DestinationAddressType = DAT_PPGTT,
3252 .PostSyncOperation = WriteTimestamp,
3253 .Address = /* FIXME: This is only lower 32 bits */
3254 { bo, buffer->offset + destOffset });
3255 break;
3256
3257 default:
3258 break;
3259 }
3260 }
3261
3262 #define alu_opcode(v) __gen_field((v), 20, 31)
3263 #define alu_operand1(v) __gen_field((v), 10, 19)
3264 #define alu_operand2(v) __gen_field((v), 0, 9)
3265 #define alu(opcode, operand1, operand2) \
3266 alu_opcode(opcode) | alu_operand1(operand1) | alu_operand2(operand2)
3267
3268 #define OPCODE_NOOP 0x000
3269 #define OPCODE_LOAD 0x080
3270 #define OPCODE_LOADINV 0x480
3271 #define OPCODE_LOAD0 0x081
3272 #define OPCODE_LOAD1 0x481
3273 #define OPCODE_ADD 0x100
3274 #define OPCODE_SUB 0x101
3275 #define OPCODE_AND 0x102
3276 #define OPCODE_OR 0x103
3277 #define OPCODE_XOR 0x104
3278 #define OPCODE_STORE 0x180
3279 #define OPCODE_STOREINV 0x580
3280
3281 #define OPERAND_R0 0x00
3282 #define OPERAND_R1 0x01
3283 #define OPERAND_R2 0x02
3284 #define OPERAND_R3 0x03
3285 #define OPERAND_R4 0x04
3286 #define OPERAND_SRCA 0x20
3287 #define OPERAND_SRCB 0x21
3288 #define OPERAND_ACCU 0x31
3289 #define OPERAND_ZF 0x32
3290 #define OPERAND_CF 0x33
3291
3292 #define CS_GPR(n) (0x2600 + (n) * 8)
3293
3294 static void
3295 emit_load_alu_reg_u64(struct anv_batch *batch, uint32_t reg,
3296 struct anv_bo *bo, uint32_t offset)
3297 {
3298 anv_batch_emit(batch, GEN8_MI_LOAD_REGISTER_MEM,
3299 .RegisterAddress = reg,
3300 .MemoryAddress = { bo, offset });
3301 anv_batch_emit(batch, GEN8_MI_LOAD_REGISTER_MEM,
3302 .RegisterAddress = reg + 4,
3303 .MemoryAddress = { bo, offset + 4 });
3304 }
3305
3306 void anv_CmdCopyQueryPoolResults(
3307 VkCmdBuffer cmdBuffer,
3308 VkQueryPool queryPool,
3309 uint32_t startQuery,
3310 uint32_t queryCount,
3311 VkBuffer destBuffer,
3312 VkDeviceSize destOffset,
3313 VkDeviceSize destStride,
3314 VkQueryResultFlags flags)
3315 {
3316 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3317 struct anv_query_pool *pool = (struct anv_query_pool *) queryPool;
3318 struct anv_buffer *buffer = (struct anv_buffer *) destBuffer;
3319 uint32_t slot_offset, dst_offset;
3320
3321 if (flags & VK_QUERY_RESULT_WITH_AVAILABILITY_BIT) {
3322 /* Where is the availabilty info supposed to go? */
3323 anv_finishme("VK_QUERY_RESULT_WITH_AVAILABILITY_BIT");
3324 return;
3325 }
3326
3327 assert(pool->type == VK_QUERY_TYPE_OCCLUSION);
3328
3329 /* FIXME: If we're not waiting, should we just do this on the CPU? */
3330 if (flags & VK_QUERY_RESULT_WAIT_BIT)
3331 anv_batch_emit(&cmd_buffer->batch, GEN8_PIPE_CONTROL,
3332 .CommandStreamerStallEnable = true,
3333 .StallAtPixelScoreboard = true);
3334
3335 dst_offset = buffer->offset + destOffset;
3336 for (uint32_t i = 0; i < queryCount; i++) {
3337
3338 slot_offset = (startQuery + i) * sizeof(struct anv_query_pool_slot);
3339
3340 emit_load_alu_reg_u64(&cmd_buffer->batch, CS_GPR(0), &pool->bo, slot_offset);
3341 emit_load_alu_reg_u64(&cmd_buffer->batch, CS_GPR(1), &pool->bo, slot_offset + 8);
3342
3343 /* FIXME: We need to clamp the result for 32 bit. */
3344
3345 uint32_t *dw = anv_batch_emitn(&cmd_buffer->batch, 5, GEN8_MI_MATH);
3346 dw[1] = alu(OPCODE_LOAD, OPERAND_SRCA, OPERAND_R1);
3347 dw[2] = alu(OPCODE_LOAD, OPERAND_SRCB, OPERAND_R0);
3348 dw[3] = alu(OPCODE_SUB, 0, 0);
3349 dw[4] = alu(OPCODE_STORE, OPERAND_R2, OPERAND_ACCU);
3350
3351 anv_batch_emit(&cmd_buffer->batch, GEN8_MI_STORE_REGISTER_MEM,
3352 .RegisterAddress = CS_GPR(2),
3353 /* FIXME: This is only lower 32 bits */
3354 .MemoryAddress = { buffer->bo, dst_offset });
3355
3356 if (flags & VK_QUERY_RESULT_64_BIT)
3357 anv_batch_emit(&cmd_buffer->batch, GEN8_MI_STORE_REGISTER_MEM,
3358 .RegisterAddress = CS_GPR(2) + 4,
3359 /* FIXME: This is only lower 32 bits */
3360 .MemoryAddress = { buffer->bo, dst_offset + 4 });
3361
3362 dst_offset += destStride;
3363 }
3364 }
3365
3366 void anv_CmdInitAtomicCounters(
3367 VkCmdBuffer cmdBuffer,
3368 VkPipelineBindPoint pipelineBindPoint,
3369 uint32_t startCounter,
3370 uint32_t counterCount,
3371 const uint32_t* pData)
3372 {
3373 stub();
3374 }
3375
3376 void anv_CmdLoadAtomicCounters(
3377 VkCmdBuffer cmdBuffer,
3378 VkPipelineBindPoint pipelineBindPoint,
3379 uint32_t startCounter,
3380 uint32_t counterCount,
3381 VkBuffer srcBuffer,
3382 VkDeviceSize srcOffset)
3383 {
3384 stub();
3385 }
3386
3387 void anv_CmdSaveAtomicCounters(
3388 VkCmdBuffer cmdBuffer,
3389 VkPipelineBindPoint pipelineBindPoint,
3390 uint32_t startCounter,
3391 uint32_t counterCount,
3392 VkBuffer destBuffer,
3393 VkDeviceSize destOffset)
3394 {
3395 stub();
3396 }
3397
3398 static void
3399 anv_framebuffer_destroy(struct anv_device *device,
3400 struct anv_object *object,
3401 VkObjectType obj_type)
3402 {
3403 struct anv_framebuffer *fb = (struct anv_framebuffer *)object;
3404
3405 assert(obj_type == VK_OBJECT_TYPE_FRAMEBUFFER);
3406
3407 anv_DestroyObject((VkDevice) device,
3408 VK_OBJECT_TYPE_DYNAMIC_VP_STATE,
3409 fb->vp_state);
3410
3411 anv_device_free(device, fb);
3412 }
3413
3414 VkResult anv_CreateFramebuffer(
3415 VkDevice _device,
3416 const VkFramebufferCreateInfo* pCreateInfo,
3417 VkFramebuffer* pFramebuffer)
3418 {
3419 struct anv_device *device = (struct anv_device *) _device;
3420 struct anv_framebuffer *framebuffer;
3421
3422 static const struct anv_depth_stencil_view null_view =
3423 { .depth_format = D16_UNORM, .depth_stride = 0, .stencil_stride = 0 };
3424
3425 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_FRAMEBUFFER_CREATE_INFO);
3426
3427 framebuffer = anv_device_alloc(device, sizeof(*framebuffer), 8,
3428 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
3429 if (framebuffer == NULL)
3430 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
3431
3432 framebuffer->base.destructor = anv_framebuffer_destroy;
3433
3434 framebuffer->color_attachment_count = pCreateInfo->colorAttachmentCount;
3435 for (uint32_t i = 0; i < pCreateInfo->colorAttachmentCount; i++) {
3436 framebuffer->color_attachments[i] =
3437 (struct anv_surface_view *) pCreateInfo->pColorAttachments[i].view;
3438 }
3439
3440 if (pCreateInfo->pDepthStencilAttachment) {
3441 framebuffer->depth_stencil =
3442 (struct anv_depth_stencil_view *) pCreateInfo->pDepthStencilAttachment->view;
3443 } else {
3444 framebuffer->depth_stencil = &null_view;
3445 }
3446
3447 framebuffer->sample_count = pCreateInfo->sampleCount;
3448 framebuffer->width = pCreateInfo->width;
3449 framebuffer->height = pCreateInfo->height;
3450 framebuffer->layers = pCreateInfo->layers;
3451
3452 vkCreateDynamicViewportState((VkDevice) device,
3453 &(VkDynamicVpStateCreateInfo) {
3454 .sType = VK_STRUCTURE_TYPE_DYNAMIC_VP_STATE_CREATE_INFO,
3455 .viewportAndScissorCount = 1,
3456 .pViewports = (VkViewport[]) {
3457 {
3458 .originX = 0,
3459 .originY = 0,
3460 .width = pCreateInfo->width,
3461 .height = pCreateInfo->height,
3462 .minDepth = 0,
3463 .maxDepth = 1
3464 },
3465 },
3466 .pScissors = (VkRect[]) {
3467 { { 0, 0 },
3468 { pCreateInfo->width, pCreateInfo->height } },
3469 }
3470 },
3471 &framebuffer->vp_state);
3472
3473 *pFramebuffer = (VkFramebuffer) framebuffer;
3474
3475 return VK_SUCCESS;
3476 }
3477
3478 VkResult anv_CreateRenderPass(
3479 VkDevice _device,
3480 const VkRenderPassCreateInfo* pCreateInfo,
3481 VkRenderPass* pRenderPass)
3482 {
3483 struct anv_device *device = (struct anv_device *) _device;
3484 struct anv_render_pass *pass;
3485 size_t size;
3486
3487 assert(pCreateInfo->sType == VK_STRUCTURE_TYPE_RENDER_PASS_CREATE_INFO);
3488
3489 size = sizeof(*pass) +
3490 pCreateInfo->layers * sizeof(struct anv_render_pass_layer);
3491 pass = anv_device_alloc(device, size, 8,
3492 VK_SYSTEM_ALLOC_TYPE_API_OBJECT);
3493 if (pass == NULL)
3494 return vk_error(VK_ERROR_OUT_OF_HOST_MEMORY);
3495
3496 pass->render_area = pCreateInfo->renderArea;
3497
3498 pass->num_layers = pCreateInfo->layers;
3499
3500 pass->num_clear_layers = 0;
3501 for (uint32_t i = 0; i < pCreateInfo->layers; i++) {
3502 pass->layers[i].color_load_op = pCreateInfo->pColorLoadOps[i];
3503 pass->layers[i].clear_color = pCreateInfo->pColorLoadClearValues[i];
3504 if (pass->layers[i].color_load_op == VK_ATTACHMENT_LOAD_OP_CLEAR)
3505 pass->num_clear_layers++;
3506 }
3507
3508 *pRenderPass = (VkRenderPass) pass;
3509
3510 return VK_SUCCESS;
3511 }
3512
3513 void
3514 anv_cmd_buffer_fill_render_targets(struct anv_cmd_buffer *cmd_buffer)
3515 {
3516 struct anv_framebuffer *framebuffer = cmd_buffer->framebuffer;
3517 struct anv_bindings *bindings = cmd_buffer->bindings;
3518
3519 for (uint32_t i = 0; i < framebuffer->color_attachment_count; i++) {
3520 const struct anv_surface_view *view = framebuffer->color_attachments[i];
3521
3522 struct anv_state state =
3523 anv_cmd_buffer_alloc_surface_state(cmd_buffer, 64, 64);
3524 memcpy(state.map, view->surface_state.map, 64);
3525
3526 /* The address goes in dwords 8 and 9 of the SURFACE_STATE */
3527 *(uint64_t *)(state.map + 8 * 4) =
3528 anv_reloc_list_add(&cmd_buffer->surface_relocs,
3529 cmd_buffer->device,
3530 state.offset + 8 * 4,
3531 view->bo, view->offset);
3532
3533 bindings->descriptors[VK_SHADER_STAGE_FRAGMENT].surfaces[i] = state.offset;
3534 }
3535 cmd_buffer->dirty |= ANV_CMD_BUFFER_DESCRIPTOR_SET_DIRTY;
3536 }
3537
3538 static void
3539 anv_cmd_buffer_emit_depth_stencil(struct anv_cmd_buffer *cmd_buffer,
3540 struct anv_render_pass *pass)
3541 {
3542 const struct anv_depth_stencil_view *view =
3543 cmd_buffer->framebuffer->depth_stencil;
3544
3545 /* FIXME: Implement the PMA stall W/A */
3546
3547 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_DEPTH_BUFFER,
3548 .SurfaceType = SURFTYPE_2D,
3549 .DepthWriteEnable = view->depth_stride > 0,
3550 .StencilWriteEnable = view->stencil_stride > 0,
3551 .HierarchicalDepthBufferEnable = false,
3552 .SurfaceFormat = view->depth_format,
3553 .SurfacePitch = view->depth_stride > 0 ? view->depth_stride - 1 : 0,
3554 .SurfaceBaseAddress = { view->bo, view->depth_offset },
3555 .Height = pass->render_area.extent.height - 1,
3556 .Width = pass->render_area.extent.width - 1,
3557 .LOD = 0,
3558 .Depth = 1 - 1,
3559 .MinimumArrayElement = 0,
3560 .DepthBufferObjectControlState = GEN8_MOCS,
3561 .RenderTargetViewExtent = 1 - 1,
3562 .SurfaceQPitch = 0);
3563
3564 /* Disable hierarchial depth buffers. */
3565 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_HIER_DEPTH_BUFFER);
3566
3567 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_STENCIL_BUFFER,
3568 .StencilBufferEnable = view->stencil_stride > 0,
3569 .StencilBufferObjectControlState = GEN8_MOCS,
3570 .SurfacePitch = view->stencil_stride > 0 ? view->stencil_stride - 1 : 0,
3571 .SurfaceBaseAddress = { view->bo, view->stencil_offset },
3572 .SurfaceQPitch = 0);
3573
3574 /* Clear the clear params. */
3575 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_CLEAR_PARAMS);
3576 }
3577
3578 void anv_CmdBeginRenderPass(
3579 VkCmdBuffer cmdBuffer,
3580 const VkRenderPassBegin* pRenderPassBegin)
3581 {
3582 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *) cmdBuffer;
3583 struct anv_render_pass *pass = (struct anv_render_pass *) pRenderPassBegin->renderPass;
3584 struct anv_framebuffer *framebuffer =
3585 (struct anv_framebuffer *) pRenderPassBegin->framebuffer;
3586
3587 cmd_buffer->framebuffer = framebuffer;
3588
3589 anv_batch_emit(&cmd_buffer->batch, GEN8_3DSTATE_DRAWING_RECTANGLE,
3590 .ClippedDrawingRectangleYMin = pass->render_area.offset.y,
3591 .ClippedDrawingRectangleXMin = pass->render_area.offset.x,
3592 .ClippedDrawingRectangleYMax =
3593 pass->render_area.offset.y + pass->render_area.extent.height - 1,
3594 .ClippedDrawingRectangleXMax =
3595 pass->render_area.offset.x + pass->render_area.extent.width - 1,
3596 .DrawingRectangleOriginY = 0,
3597 .DrawingRectangleOriginX = 0);
3598
3599 anv_cmd_buffer_fill_render_targets(cmd_buffer);
3600
3601 anv_cmd_buffer_emit_depth_stencil(cmd_buffer, pass);
3602
3603 anv_cmd_buffer_clear(cmd_buffer, pass);
3604 }
3605
3606 void anv_CmdEndRenderPass(
3607 VkCmdBuffer cmdBuffer,
3608 VkRenderPass renderPass)
3609 {
3610 /* Emit a flushing pipe control at the end of a pass. This is kind of a
3611 * hack but it ensures that render targets always actually get written.
3612 * Eventually, we should do flushing based on image format transitions
3613 * or something of that nature.
3614 */
3615 struct anv_cmd_buffer *cmd_buffer = (struct anv_cmd_buffer *)cmdBuffer;
3616 anv_batch_emit(&cmd_buffer->batch, GEN8_PIPE_CONTROL,
3617 .PostSyncOperation = NoWrite,
3618 .RenderTargetCacheFlushEnable = true,
3619 .InstructionCacheInvalidateEnable = true,
3620 .DepthCacheFlushEnable = true,
3621 .VFCacheInvalidationEnable = true,
3622 .TextureCacheInvalidationEnable = true,
3623 .CommandStreamerStallEnable = true);
3624 }
3625
3626 void vkCmdDbgMarkerBegin(
3627 VkCmdBuffer cmdBuffer,
3628 const char* pMarker)
3629 __attribute__ ((visibility ("default")));
3630
3631 void vkCmdDbgMarkerEnd(
3632 VkCmdBuffer cmdBuffer)
3633 __attribute__ ((visibility ("default")));
3634
3635 VkResult vkDbgSetObjectTag(
3636 VkDevice device,
3637 VkObject object,
3638 size_t tagSize,
3639 const void* pTag)
3640 __attribute__ ((visibility ("default")));
3641
3642
3643 void vkCmdDbgMarkerBegin(
3644 VkCmdBuffer cmdBuffer,
3645 const char* pMarker)
3646 {
3647 }
3648
3649 void vkCmdDbgMarkerEnd(
3650 VkCmdBuffer cmdBuffer)
3651 {
3652 }
3653
3654 VkResult vkDbgSetObjectTag(
3655 VkDevice device,
3656 VkObject object,
3657 size_t tagSize,
3658 const void* pTag)
3659 {
3660 return VK_SUCCESS;
3661 }