Try new LUT delays
[yosys.git] / techlibs / common / .gitignore
1 simlib_help.inc
2 simcells_help.inc