projects
/
yosys.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
Merge pull request #3310 from robinsonb5-PRs/master
[yosys.git]
/
techlibs
/
quicklogic
/
pp3_lut_map.v
1
module \$lut (
2
A, Y
3
);
4
parameter WIDTH = 0;
5
parameter LUT = 0;
6
7
input [WIDTH-1:0] A;
8
output Y;
9
10
generate
11
if (WIDTH == 1) begin
12
LUT1 #(
13
.EQN(""),
14
.INIT(LUT)
15
) _TECHMAP_REPLACE_ (
16
.O(Y),
17
.I0(A[0])
18
);
19
end else if (WIDTH == 2) begin
20
LUT2 #(
21
.EQN(""),
22
.INIT(LUT)
23
) _TECHMAP_REPLACE_ (
24
.O(Y),
25
.I0(A[0]),
26
.I1(A[1])
27
);
28
end else if (WIDTH == 3) begin
29
LUT3 #(
30
.EQN(""),
31
.INIT(LUT)
32
) _TECHMAP_REPLACE_ (
33
.O(Y),
34
.I0(A[0]),
35
.I1(A[1]),
36
.I2(A[2])
37
);
38
end else if (WIDTH == 4) begin
39
LUT4 #(
40
.EQN(""),
41
.INIT(LUT)
42
) _TECHMAP_REPLACE_ (
43
.O(Y),
44
.I0(A[0]),
45
.I1(A[1]),
46
.I2(A[2]),
47
.I3(A[3])
48
);
49
end else begin
50
wire _TECHMAP_FAIL_ = 1;
51
end
52
endgenerate
53
endmodule