projects
/
yosys.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
Add force_downto and force_upto wire attributes.
[yosys.git]
/
techlibs
/
xilinx
/
xc3s_mult_map.v
1
module \$__MUL18X18 (input [17:0] A, input [17:0] B, output [35:0] Y);
2
parameter A_SIGNED = 0;
3
parameter B_SIGNED = 0;
4
parameter A_WIDTH = 0;
5
parameter B_WIDTH = 0;
6
parameter Y_WIDTH = 0;
7
8
MULT18X18 _TECHMAP_REPLACE_ (
9
.A(A),
10
.B(B),
11
.P(Y)
12
);
13
endmodule
14