projects
/
yosys.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
87348a1737c7551c9a7ec36b67097f6d11a6c153
[yosys.git]
/
techlibs
/
xilinx
/
xc3sda_dsp_map.v
1
module \$__MUL18X18 (input [17:0] A, input [17:0] B, output [35:0] Y);
2
parameter A_SIGNED = 0;
3
parameter B_SIGNED = 0;
4
parameter A_WIDTH = 0;
5
parameter B_WIDTH = 0;
6
parameter Y_WIDTH = 0;
7
8
wire [47:0] P_48;
9
DSP48A #(
10
// Disable all registers
11
.A0REG(0),
12
.A1REG(0),
13
.B0REG(0),
14
.B1REG(0),
15
.CARRYINREG(0),
16
.CARRYINSEL("OPMODE5"),
17
.CREG(0),
18
.DREG(0),
19
.MREG(0),
20
.OPMODEREG(0),
21
.PREG(0)
22
) _TECHMAP_REPLACE_ (
23
//Data path
24
.A(A),
25
.B(B),
26
.C(48'b0),
27
.D(18'b0),
28
.P(P_48),
29
30
.OPMODE(8'b0000010)
31
);
32
assign Y = P_48;
33
endmodule
34