Add ability to override verilog mode for verific -f command
[yosys.git] / tests / aiger / or_.aig
1 aig 3 2 0 1 1
2 7
3 \ 1\ 2i0 pi0
4 i1 pi1
5 o0 po0