projects
/
yosys.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
Adding a note (TODO) in the memory_params.ys check file
[yosys.git]
/
tests
/
asicworld
/
code_tidbits_syn_reset.v
1
module syn_reset (clk,reset,a,c);
2
input clk;
3
input reset;
4
input a;
5
output c;
6
7
wire clk;
8
wire reset;
9
wire a;
10
reg c;
11
12
always @ (posedge clk )
13
if ( reset == 1'b1) begin
14
c <= 0;
15
end else begin
16
c <= a;
17
end
18
19
endmodule