sim: fail on implicit creation of orphans via ports
[gem5.git] / tests / configs / rubytest-ruby.py
1 # Copyright (c) 2006-2007 The Regents of The University of Michigan
2 # Copyright (c) 2009 Advanced Micro Devices, Inc.
3 # All rights reserved.
4 #
5 # Redistribution and use in source and binary forms, with or without
6 # modification, are permitted provided that the following conditions are
7 # met: redistributions of source code must retain the above copyright
8 # notice, this list of conditions and the following disclaimer;
9 # redistributions in binary form must reproduce the above copyright
10 # notice, this list of conditions and the following disclaimer in the
11 # documentation and/or other materials provided with the distribution;
12 # neither the name of the copyright holders nor the names of its
13 # contributors may be used to endorse or promote products derived from
14 # this software without specific prior written permission.
15 #
16 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 #
28 # Authors: Ron Dreslinski
29 # Brad Beckmann
30
31 import m5
32 from m5.objects import *
33 from m5.defines import buildEnv
34 from m5.util import addToPath
35 import os, optparse, sys
36
37 if buildEnv['FULL_SYSTEM']:
38 panic("This script requires system-emulation mode (*_SE).")
39
40 # Get paths we might need. It's expected this file is in m5/configs/example.
41 config_path = os.path.dirname(os.path.abspath(__file__))
42 config_root = os.path.dirname(config_path)
43 m5_root = os.path.dirname(config_root)
44 addToPath(config_root+'/configs/common')
45 addToPath(config_root+'/configs/ruby')
46 addToPath(config_root+'/configs/ruby/protocols')
47 addToPath(config_root+'/configs/ruby/topologies')
48
49 import Ruby
50
51 parser = optparse.OptionParser()
52
53 #
54 # Set the default cache size and associativity to be very small to encourage
55 # races between requests and writebacks.
56 #
57 parser.add_option("--l1d_size", type="string", default="256B")
58 parser.add_option("--l1i_size", type="string", default="256B")
59 parser.add_option("--l2_size", type="string", default="512B")
60 parser.add_option("--l1d_assoc", type="int", default=2)
61 parser.add_option("--l1i_assoc", type="int", default=2)
62 parser.add_option("--l2_assoc", type="int", default=2)
63
64 execfile(os.path.join(config_root, "configs/common", "Options.py"))
65
66 (options, args) = parser.parse_args()
67
68 #
69 # create the tester and system, including ruby
70 #
71 tester = RubyTester(checks_to_complete = 100, wakeup_frequency = 10)
72
73 system = System(tester = tester, physmem = PhysicalMemory())
74
75 system.ruby = Ruby.create_system(options, system.physmem)
76
77 assert(options.num_cpus == len(system.ruby.cpu_ruby_ports))
78
79 #
80 # The tester is most effective when randomization is turned on and
81 # artifical delay is randomly inserted on messages
82 #
83 system.ruby.randomization = True
84
85 for ruby_port in system.ruby.cpu_ruby_ports:
86 #
87 # Tie the ruby tester ports to the ruby cpu ports
88 #
89 tester.cpuPort = ruby_port.port
90
91 #
92 # Tell the sequencer this is the ruby tester so that it
93 # copies the subblock back to the checker
94 #
95 ruby_port.using_ruby_tester = True
96
97 # -----------------------
98 # run simulation
99 # -----------------------
100
101 root = Root( system = system )
102 root.system.mem_mode = 'timing'
103
104 # Not much point in this being higher than the L1 latency
105 m5.ticks.setGlobalFrequency('1ns')