1 # Copyright (c) 2006-2007 The Regents of The University of Michigan
4 # Redistribution and use in source and binary forms, with or without
5 # modification, are permitted provided that the following conditions are
6 # met: redistributions of source code must retain the above copyright
7 # notice, this list of conditions and the following disclaimer;
8 # redistributions in binary form must reproduce the above copyright
9 # notice, this list of conditions and the following disclaimer in the
10 # documentation and/or other materials provided with the distribution;
11 # neither the name of the copyright holders nor the names of its
12 # contributors may be used to endorse or promote products derived from
13 # this software without specific prior written permission.
15 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 # Authors: Ron Dreslinski
30 from m5
.objects
import *
31 m5
.util
.addToPath('../configs/common')
35 cpus
= [ TimingSimpleCPU(cpu_id
=i
) for i
in xrange(nb_cores
) ]
38 system
= System(cpu
= cpus
, physmem
= SimpleMemory(), membus
= CoherentBus())
42 system
.toL2Bus
= CoherentBus(clock
= '2GHz')
43 system
.l2c
= L2Cache(clock
= '2GHz', size
='4MB', assoc
=8)
44 system
.l2c
.cpu_side
= system
.toL2Bus
.master
46 # connect l2c to membus
47 system
.l2c
.mem_side
= system
.membus
.slave
51 cpu
.addPrivateSplitL1Caches(L1Cache(size
= '32kB', assoc
= 1),
52 L1Cache(size
= '32kB', assoc
= 4))
53 # create the interrupt controller
54 cpu
.createInterruptController()
55 # connect cpu level-1 caches to shared level-2 cache
56 cpu
.connectAllPorts(system
.toL2Bus
, system
.membus
)
59 system
.system_port
= system
.membus
.slave
61 # connect memory to membus
62 system
.physmem
.port
= system
.membus
.master
65 # -----------------------
67 # -----------------------
69 root
= Root( full_system
= False, system
= system
)
70 root
.system
.mem_mode
= 'timing'