1 # Copyright (c) 2006 The Regents of The University of Michigan
4 # Redistribution and use in source and binary forms, with or without
5 # modification, are permitted provided that the following conditions are
6 # met: redistributions of source code must retain the above copyright
7 # notice, this list of conditions and the following disclaimer;
8 # redistributions in binary form must reproduce the above copyright
9 # notice, this list of conditions and the following disclaimer in the
10 # documentation and/or other materials provided with the distribution;
11 # neither the name of the copyright holders nor the names of its
12 # contributors may be used to endorse or promote products derived from
13 # this software without specific prior written permission.
15 # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
16 # "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
17 # LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
18 # A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
19 # OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
20 # SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
21 # LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22 # DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23 # THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 # (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
25 # OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
30 from m5
.objects
import *
31 m5
.util
.addToPath('../configs/common')
32 from FSConfig
import *
33 from Benchmarks
import *
35 test_sys
= makeLinuxAlphaSystem('atomic',
36 SysConfig('netperf-stream-client.rcS'))
37 test_sys
.cpu
= AtomicSimpleCPU(cpu_id
=0)
38 test_sys
.cpu
.connectAllPorts(test_sys
.membus
)
39 # In contrast to the other (one-system) Tsunami configurations we do
40 # not have an IO cache but instead rely on an IO bridge for accesses
41 # from masters on the IO bus to the memory bus
42 test_sys
.iobridge
= Bridge(delay
='50ns', nack_delay
='4ns',
43 ranges
= [AddrRange(0, '8GB')])
44 test_sys
.iobridge
.slave
= test_sys
.iobus
.master
45 test_sys
.iobridge
.master
= test_sys
.membus
.slave
47 drive_sys
= makeLinuxAlphaSystem('atomic',
48 SysConfig('netperf-server.rcS'))
49 drive_sys
.cpu
= AtomicSimpleCPU(cpu_id
=0)
50 drive_sys
.cpu
.connectAllPorts(drive_sys
.membus
)
51 drive_sys
.iobridge
= Bridge(delay
='50ns', nack_delay
='4ns',
52 ranges
= [AddrRange(0, '8GB')])
53 drive_sys
.iobridge
.slave
= drive_sys
.iobus
.master
54 drive_sys
.iobridge
.master
= drive_sys
.membus
.slave
56 root
= makeDualRoot(True, test_sys
, drive_sys
, "ethertrace")