projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Merge pull request #1604 from whitequark/unify-ram-naming
[yosys.git] / tests / errors / syntax_err02.v
1 module a;
2 task to (
3 input integer [3:0]x
4 );
5 endtask
6 endmodule
7