Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into...

[yosys.git] / tests / errors / syntax_err03.v

module a;
task to (
  input [3]x
);
endtask
endmodule