Merge pull request #2319 from YosysHQ/mwk/techmap-celltype-pattern

[yosys.git] / tests / errors / syntax_err07.v

module a;
wire [5:0]x;
wire [3:0]y;
assign y = (4)55;
endmodule