Merge pull request #679 from udif/pr_syntax_error

[yosys.git] / tests / errors / syntax_err07.v

module a;
wire [5:0]x;
wire [3:0]y;
assign y = (4)55;
endmodule