projects / yosys.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
verilog: fix sizing of ports with int types in module headers
[yosys.git] / tests / hana / .gitignore
1 *.log
2 *.out