[yosys.git] / tests / hana / test_intermout_exprs_logicneg_test.v

module test(out, vout, in, vin);
output out, vout;
input in;
input [3:0] vin;
assign out = !in;
assign vout = !vin;
endmodule