2 ---------- Begin Simulation Statistics ----------
3 host_inst_rate 206060 # Simulator instruction rate (inst/s)
4 host_mem_usage 206972 # Number of bytes of host memory used
5 host_seconds 2744.60 # Real time elapsed on the host
6 host_tick_rate 61062862 # Simulator tick rate (ticks/s)
7 sim_freq 1000000000000 # Frequency of simulated ticks
8 sim_insts 565552443 # Number of instructions simulated
9 sim_seconds 0.167593 # Number of seconds simulated
10 sim_ticks 167593085500 # Number of ticks simulated
11 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
12 system.cpu.BPredUnit.BTBHits 63922842 # Number of BTB hits
13 system.cpu.BPredUnit.BTBLookups 71487962 # Number of BTB lookups
14 system.cpu.BPredUnit.RASInCorrect 180 # Number of incorrect RAS predictions.
15 system.cpu.BPredUnit.condIncorrect 4121924 # Number of conditional branches incorrect
16 system.cpu.BPredUnit.condPredicted 70504427 # Number of conditional branches predicted
17 system.cpu.BPredUnit.lookups 76440051 # Number of BP lookups
18 system.cpu.BPredUnit.usedRAS 1674270 # Number of times the RAS was used to get a target.
19 system.cpu.commit.COM:branches 62547159 # Number of branches committed
20 system.cpu.commit.COM:bw_lim_events 18448626 # number cycles where commit BW limit reached
21 system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
22 system.cpu.commit.COM:committed_per_cycle::samples 323575021 # Number of insts commited each cycle
23 system.cpu.commit.COM:committed_per_cycle::mean 1.860023 # Number of insts commited each cycle
24 system.cpu.commit.COM:committed_per_cycle::stdev 2.297815 # Number of insts commited each cycle
25 system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
26 system.cpu.commit.COM:committed_per_cycle::0-1 107931872 33.36% 33.36% # Number of insts commited each cycle
27 system.cpu.commit.COM:committed_per_cycle::1-2 101513205 31.37% 64.73% # Number of insts commited each cycle
28 system.cpu.commit.COM:committed_per_cycle::2-3 37265964 11.52% 76.25% # Number of insts commited each cycle
29 system.cpu.commit.COM:committed_per_cycle::3-4 10166735 3.14% 79.39% # Number of insts commited each cycle
30 system.cpu.commit.COM:committed_per_cycle::4-5 11290718 3.49% 82.88% # Number of insts commited each cycle
31 system.cpu.commit.COM:committed_per_cycle::5-6 21721468 6.71% 89.59% # Number of insts commited each cycle
32 system.cpu.commit.COM:committed_per_cycle::6-7 12702626 3.93% 93.52% # Number of insts commited each cycle
33 system.cpu.commit.COM:committed_per_cycle::7-8 2533807 0.78% 94.30% # Number of insts commited each cycle
34 system.cpu.commit.COM:committed_per_cycle::8 18448626 5.70% 100.00% # Number of insts commited each cycle
35 system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
36 system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
37 system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
38 system.cpu.commit.COM:committed_per_cycle::total 323575021 # Number of insts commited each cycle
39 system.cpu.commit.COM:count 601856963 # Number of instructions committed
40 system.cpu.commit.COM:loads 115049510 # Number of loads committed
41 system.cpu.commit.COM:membars 0 # Number of memory barriers committed
42 system.cpu.commit.COM:refs 154862033 # Number of memory references committed
43 system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
44 system.cpu.commit.branchMispredicts 4121096 # The number of times a branch was mispredicted
45 system.cpu.commit.commitCommittedInsts 601856963 # The number of committed instructions
46 system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
47 system.cpu.commit.commitSquashedInsts 61591802 # The number of squashed insts skipped by commit
48 system.cpu.committedInsts 565552443 # Number of Instructions Simulated
49 system.cpu.committedInsts_total 565552443 # Number of Instructions Simulated
50 system.cpu.cpi 0.592670 # CPI: Cycles Per Instruction
51 system.cpu.cpi_total 0.592670 # CPI: Total CPI of All Threads
52 system.cpu.dcache.LoadLockedReq_accesses 4 # number of LoadLockedReq accesses(hits+misses)
53 system.cpu.dcache.LoadLockedReq_hits 4 # number of LoadLockedReq hits
54 system.cpu.dcache.ReadReq_accesses 113443216 # number of ReadReq accesses(hits+misses)
55 system.cpu.dcache.ReadReq_avg_miss_latency 19248.740390 # average ReadReq miss latency
56 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7746.370369 # average ReadReq mshr miss latency
57 system.cpu.dcache.ReadReq_hits 112634831 # number of ReadReq hits
58 system.cpu.dcache.ReadReq_miss_latency 15560393000 # number of ReadReq miss cycles
59 system.cpu.dcache.ReadReq_miss_rate 0.007126 # miss rate for ReadReq accesses
60 system.cpu.dcache.ReadReq_misses 808385 # number of ReadReq misses
61 system.cpu.dcache.ReadReq_mshr_hits 590181 # number of ReadReq MSHR hits
62 system.cpu.dcache.ReadReq_mshr_miss_latency 1690289000 # number of ReadReq MSHR miss cycles
63 system.cpu.dcache.ReadReq_mshr_miss_rate 0.001923 # mshr miss rate for ReadReq accesses
64 system.cpu.dcache.ReadReq_mshr_misses 218204 # number of ReadReq MSHR misses
65 system.cpu.dcache.WriteReq_accesses 39451321 # number of WriteReq accesses(hits+misses)
66 system.cpu.dcache.WriteReq_avg_miss_latency 32797.392555 # average WriteReq miss latency
67 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35638.802347 # average WriteReq mshr miss latency
68 system.cpu.dcache.WriteReq_hits 37116231 # number of WriteReq hits
69 system.cpu.dcache.WriteReq_miss_latency 76584863381 # number of WriteReq miss cycles
70 system.cpu.dcache.WriteReq_miss_rate 0.059189 # miss rate for WriteReq accesses
71 system.cpu.dcache.WriteReq_misses 2335090 # number of WriteReq misses
72 system.cpu.dcache.WriteReq_mshr_hits 1996724 # number of WriteReq MSHR hits
73 system.cpu.dcache.WriteReq_mshr_miss_latency 12058958995 # number of WriteReq MSHR miss cycles
74 system.cpu.dcache.WriteReq_mshr_miss_rate 0.008577 # mshr miss rate for WriteReq accesses
75 system.cpu.dcache.WriteReq_mshr_misses 338366 # number of WriteReq MSHR misses
76 system.cpu.dcache.avg_blocked_cycles::no_mshrs 6528.414634 # average number of cycles each access was blocked
77 system.cpu.dcache.avg_blocked_cycles::no_targets 21363.636364 # average number of cycles each access was blocked
78 system.cpu.dcache.avg_refs 316.462124 # Average number of references to valid blocks.
79 system.cpu.dcache.blocked::no_mshrs 123 # number of cycles access was blocked
80 system.cpu.dcache.blocked::no_targets 11 # number of cycles access was blocked
81 system.cpu.dcache.blocked_cycles::no_mshrs 802995 # number of cycles access was blocked
82 system.cpu.dcache.blocked_cycles::no_targets 235000 # number of cycles access was blocked
83 system.cpu.dcache.cache_copies 0 # number of cache copies performed
84 system.cpu.dcache.demand_accesses 152894537 # number of demand (read+write) accesses
85 system.cpu.dcache.demand_avg_miss_latency 29313.182507 # average overall miss latency
86 system.cpu.dcache.demand_avg_mshr_miss_latency 24703.537731 # average overall mshr miss latency
87 system.cpu.dcache.demand_hits 149751062 # number of demand (read+write) hits
88 system.cpu.dcache.demand_miss_latency 92145256381 # number of demand (read+write) miss cycles
89 system.cpu.dcache.demand_miss_rate 0.020560 # miss rate for demand accesses
90 system.cpu.dcache.demand_misses 3143475 # number of demand (read+write) misses
91 system.cpu.dcache.demand_mshr_hits 2586905 # number of demand (read+write) MSHR hits
92 system.cpu.dcache.demand_mshr_miss_latency 13749247995 # number of demand (read+write) MSHR miss cycles
93 system.cpu.dcache.demand_mshr_miss_rate 0.003640 # mshr miss rate for demand accesses
94 system.cpu.dcache.demand_mshr_misses 556570 # number of demand (read+write) MSHR misses
95 system.cpu.dcache.fast_writes 0 # number of fast writes performed
96 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
97 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
98 system.cpu.dcache.occ_%::0 0.999563 # Average percentage of cache occupancy
99 system.cpu.dcache.occ_blocks::0 4094.208277 # Average occupied blocks per context
100 system.cpu.dcache.overall_accesses 152894537 # number of overall (read+write) accesses
101 system.cpu.dcache.overall_avg_miss_latency 29313.182507 # average overall miss latency
102 system.cpu.dcache.overall_avg_mshr_miss_latency 24703.537731 # average overall mshr miss latency
103 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
104 system.cpu.dcache.overall_hits 149751062 # number of overall hits
105 system.cpu.dcache.overall_miss_latency 92145256381 # number of overall miss cycles
106 system.cpu.dcache.overall_miss_rate 0.020560 # miss rate for overall accesses
107 system.cpu.dcache.overall_misses 3143475 # number of overall misses
108 system.cpu.dcache.overall_mshr_hits 2586905 # number of overall MSHR hits
109 system.cpu.dcache.overall_mshr_miss_latency 13749247995 # number of overall MSHR miss cycles
110 system.cpu.dcache.overall_mshr_miss_rate 0.003640 # mshr miss rate for overall accesses
111 system.cpu.dcache.overall_mshr_misses 556570 # number of overall MSHR misses
112 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
113 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
114 system.cpu.dcache.replacements 470982 # number of replacements
115 system.cpu.dcache.sampled_refs 475078 # Sample count of references to valid blocks.
116 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
117 system.cpu.dcache.tagsinuse 4094.208277 # Cycle average of tags in use
118 system.cpu.dcache.total_refs 150344193 # Total number of references to valid blocks.
119 system.cpu.dcache.warmup_cycle 126612000 # Cycle when the warmup percentage was hit.
120 system.cpu.dcache.writebacks 335213 # number of writebacks
121 system.cpu.decode.DECODE:BlockedCycles 51119249 # Number of cycles decode is blocked
122 system.cpu.decode.DECODE:BranchMispred 861 # Number of times decode detected a branch misprediction
123 system.cpu.decode.DECODE:BranchResolved 4177292 # Number of times decode resolved a branch
124 system.cpu.decode.DECODE:DecodedInsts 689843810 # Number of instructions handled by decode
125 system.cpu.decode.DECODE:IdleCycles 144051375 # Number of cycles decode is idle
126 system.cpu.decode.DECODE:RunCycles 122990983 # Number of cycles decode is running
127 system.cpu.decode.DECODE:SquashCycles 9853353 # Number of cycles decode is squashing
128 system.cpu.decode.DECODE:SquashedInsts 3386 # Number of squashed instructions handled by decode
129 system.cpu.decode.DECODE:UnblockCycles 5413414 # Number of cycles decode is unblocking
130 system.cpu.dtb.data_accesses 163070578 # DTB accesses
131 system.cpu.dtb.data_acv 0 # DTB access violations
132 system.cpu.dtb.data_hits 163012019 # DTB hits
133 system.cpu.dtb.data_misses 58559 # DTB misses
134 system.cpu.dtb.fetch_accesses 0 # ITB accesses
135 system.cpu.dtb.fetch_acv 0 # ITB acv
136 system.cpu.dtb.fetch_hits 0 # ITB hits
137 system.cpu.dtb.fetch_misses 0 # ITB misses
138 system.cpu.dtb.read_accesses 122259759 # DTB read accesses
139 system.cpu.dtb.read_acv 0 # DTB read access violations
140 system.cpu.dtb.read_hits 122237048 # DTB read hits
141 system.cpu.dtb.read_misses 22711 # DTB read misses
142 system.cpu.dtb.write_accesses 40810819 # DTB write accesses
143 system.cpu.dtb.write_acv 0 # DTB write access violations
144 system.cpu.dtb.write_hits 40774971 # DTB write hits
145 system.cpu.dtb.write_misses 35848 # DTB write misses
146 system.cpu.fetch.Branches 76440051 # Number of branches that fetch encountered
147 system.cpu.fetch.CacheLines 65631744 # Number of cache lines fetched
148 system.cpu.fetch.Cycles 195845469 # Number of cycles fetch has run and was not squashing or blocked
149 system.cpu.fetch.IcacheSquashes 1315609 # Number of outstanding Icache misses that were squashed
150 system.cpu.fetch.Insts 699070033 # Number of instructions fetch has processed
151 system.cpu.fetch.SquashCycles 4181068 # Number of cycles fetch has spent squashing
152 system.cpu.fetch.branchRate 0.228053 # Number of branch fetches per cycle
153 system.cpu.fetch.icacheStallCycles 65631744 # Number of cycles fetch is stalled on an Icache miss
154 system.cpu.fetch.predictedBranches 65597112 # Number of branches that fetch has predicted taken
155 system.cpu.fetch.rate 2.085617 # Number of inst fetches per cycle
156 system.cpu.fetch.rateDist::samples 333428374 # Number of instructions fetched each cycle (Total)
157 system.cpu.fetch.rateDist::mean 2.096612 # Number of instructions fetched each cycle (Total)
158 system.cpu.fetch.rateDist::stdev 3.077342 # Number of instructions fetched each cycle (Total)
159 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
160 system.cpu.fetch.rateDist::0-1 203214688 60.95% 60.95% # Number of instructions fetched each cycle (Total)
161 system.cpu.fetch.rateDist::1-2 10311898 3.09% 64.04% # Number of instructions fetched each cycle (Total)
162 system.cpu.fetch.rateDist::2-3 15894466 4.77% 68.81% # Number of instructions fetched each cycle (Total)
163 system.cpu.fetch.rateDist::3-4 13958250 4.19% 72.99% # Number of instructions fetched each cycle (Total)
164 system.cpu.fetch.rateDist::4-5 12033268 3.61% 76.60% # Number of instructions fetched each cycle (Total)
165 system.cpu.fetch.rateDist::5-6 13973782 4.19% 80.79% # Number of instructions fetched each cycle (Total)
166 system.cpu.fetch.rateDist::6-7 5916300 1.77% 82.57% # Number of instructions fetched each cycle (Total)
167 system.cpu.fetch.rateDist::7-8 3411105 1.02% 83.59% # Number of instructions fetched each cycle (Total)
168 system.cpu.fetch.rateDist::8 54714617 16.41% 100.00% # Number of instructions fetched each cycle (Total)
169 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
170 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
171 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
172 system.cpu.fetch.rateDist::total 333428374 # Number of instructions fetched each cycle (Total)
173 system.cpu.icache.ReadReq_accesses 65631744 # number of ReadReq accesses(hits+misses)
174 system.cpu.icache.ReadReq_avg_miss_latency 36217.817562 # average ReadReq miss latency
175 system.cpu.icache.ReadReq_avg_mshr_miss_latency 35518.743109 # average ReadReq mshr miss latency
176 system.cpu.icache.ReadReq_hits 65630571 # number of ReadReq hits
177 system.cpu.icache.ReadReq_miss_latency 42483500 # number of ReadReq miss cycles
178 system.cpu.icache.ReadReq_miss_rate 0.000018 # miss rate for ReadReq accesses
179 system.cpu.icache.ReadReq_misses 1173 # number of ReadReq misses
180 system.cpu.icache.ReadReq_mshr_hits 266 # number of ReadReq MSHR hits
181 system.cpu.icache.ReadReq_mshr_miss_latency 32215500 # number of ReadReq MSHR miss cycles
182 system.cpu.icache.ReadReq_mshr_miss_rate 0.000014 # mshr miss rate for ReadReq accesses
183 system.cpu.icache.ReadReq_mshr_misses 907 # number of ReadReq MSHR misses
184 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
185 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
186 system.cpu.icache.avg_refs 72360.056229 # Average number of references to valid blocks.
187 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
188 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
189 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
190 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
191 system.cpu.icache.cache_copies 0 # number of cache copies performed
192 system.cpu.icache.demand_accesses 65631744 # number of demand (read+write) accesses
193 system.cpu.icache.demand_avg_miss_latency 36217.817562 # average overall miss latency
194 system.cpu.icache.demand_avg_mshr_miss_latency 35518.743109 # average overall mshr miss latency
195 system.cpu.icache.demand_hits 65630571 # number of demand (read+write) hits
196 system.cpu.icache.demand_miss_latency 42483500 # number of demand (read+write) miss cycles
197 system.cpu.icache.demand_miss_rate 0.000018 # miss rate for demand accesses
198 system.cpu.icache.demand_misses 1173 # number of demand (read+write) misses
199 system.cpu.icache.demand_mshr_hits 266 # number of demand (read+write) MSHR hits
200 system.cpu.icache.demand_mshr_miss_latency 32215500 # number of demand (read+write) MSHR miss cycles
201 system.cpu.icache.demand_mshr_miss_rate 0.000014 # mshr miss rate for demand accesses
202 system.cpu.icache.demand_mshr_misses 907 # number of demand (read+write) MSHR misses
203 system.cpu.icache.fast_writes 0 # number of fast writes performed
204 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
205 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
206 system.cpu.icache.occ_%::0 0.378038 # Average percentage of cache occupancy
207 system.cpu.icache.occ_blocks::0 774.221896 # Average occupied blocks per context
208 system.cpu.icache.overall_accesses 65631744 # number of overall (read+write) accesses
209 system.cpu.icache.overall_avg_miss_latency 36217.817562 # average overall miss latency
210 system.cpu.icache.overall_avg_mshr_miss_latency 35518.743109 # average overall mshr miss latency
211 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
212 system.cpu.icache.overall_hits 65630571 # number of overall hits
213 system.cpu.icache.overall_miss_latency 42483500 # number of overall miss cycles
214 system.cpu.icache.overall_miss_rate 0.000018 # miss rate for overall accesses
215 system.cpu.icache.overall_misses 1173 # number of overall misses
216 system.cpu.icache.overall_mshr_hits 266 # number of overall MSHR hits
217 system.cpu.icache.overall_mshr_miss_latency 32215500 # number of overall MSHR miss cycles
218 system.cpu.icache.overall_mshr_miss_rate 0.000014 # mshr miss rate for overall accesses
219 system.cpu.icache.overall_mshr_misses 907 # number of overall MSHR misses
220 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
221 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
222 system.cpu.icache.replacements 35 # number of replacements
223 system.cpu.icache.sampled_refs 907 # Sample count of references to valid blocks.
224 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
225 system.cpu.icache.tagsinuse 774.221896 # Cycle average of tags in use
226 system.cpu.icache.total_refs 65630571 # Total number of references to valid blocks.
227 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
228 system.cpu.icache.writebacks 0 # number of writebacks
229 system.cpu.idleCycles 1757798 # Total number of cycles that the CPU has spent unscheduled due to idling
230 system.cpu.iew.EXEC:branches 67441684 # Number of branches executed
231 system.cpu.iew.EXEC:nop 43298534 # number of nop insts executed
232 system.cpu.iew.EXEC:rate 1.787674 # Inst execution rate
233 system.cpu.iew.EXEC:refs 164010690 # number of memory reference insts executed
234 system.cpu.iew.EXEC:stores 41206389 # Number of stores executed
235 system.cpu.iew.EXEC:swp 0 # number of swp insts executed
236 system.cpu.iew.WB:consumers 488922033 # num instructions consuming a value
237 system.cpu.iew.WB:count 596002683 # cumulative count of insts written-back
238 system.cpu.iew.WB:fanout 0.810520 # average fanout of values written-back
239 system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
240 system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
241 system.cpu.iew.WB:producers 396281024 # num instructions producing a value
242 system.cpu.iew.WB:rate 1.778124 # insts written-back per cycle
243 system.cpu.iew.WB:sent 597106328 # cumulative count of insts sent to commit
244 system.cpu.iew.branchMispredicts 4603784 # Number of branch mispredicts detected at execute
245 system.cpu.iew.iewBlockCycles 2069078 # Number of cycles IEW is blocking
246 system.cpu.iew.iewDispLoadInsts 126900612 # Number of dispatched load instructions
247 system.cpu.iew.iewDispNonSpecInsts 29 # Number of dispatched non-speculative instructions
248 system.cpu.iew.iewDispSquashedInsts 3145838 # Number of squashed instructions skipped by dispatch
249 system.cpu.iew.iewDispStoreInsts 43054897 # Number of dispatched store instructions
250 system.cpu.iew.iewDispatchedInsts 663551547 # Number of instructions dispatched to IQ
251 system.cpu.iew.iewExecLoadInsts 122804301 # Number of load instructions executed
252 system.cpu.iew.iewExecSquashedInsts 6319339 # Number of squashed instructions skipped in execute
253 system.cpu.iew.iewExecutedInsts 599203767 # Number of executed instructions
254 system.cpu.iew.iewIQFullEvents 4454 # Number of times the IQ has become full, causing a stall
255 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
256 system.cpu.iew.iewLSQFullEvents 32589 # Number of times the LSQ has become full, causing a stall
257 system.cpu.iew.iewSquashCycles 9853353 # Number of cycles IEW is squashing
258 system.cpu.iew.iewUnblockCycles 86305 # Number of cycles IEW is unblocking
259 system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
260 system.cpu.iew.lsq.thread.0.cacheBlocked 194 # Number of times an access to memory failed due to the cache being blocked
261 system.cpu.iew.lsq.thread.0.forwLoads 8787843 # Number of loads that had data forwarded from stores
262 system.cpu.iew.lsq.thread.0.ignoredResponses 12289 # Number of memory responses ignored because the instruction is squashed
263 system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
264 system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
265 system.cpu.iew.lsq.thread.0.memOrderViolation 89737 # Number of memory ordering violations
266 system.cpu.iew.lsq.thread.0.rescheduledLoads 5921 # Number of loads that were rescheduled
267 system.cpu.iew.lsq.thread.0.squashedLoads 11851102 # Number of loads squashed
268 system.cpu.iew.lsq.thread.0.squashedStores 3242374 # Number of stores squashed
269 system.cpu.iew.memOrderViolationEvents 89737 # Number of memory order violations
270 system.cpu.iew.predictedNotTakenIncorrect 943709 # Number of branches that were predicted not taken incorrectly
271 system.cpu.iew.predictedTakenIncorrect 3660075 # Number of branches that were predicted taken incorrectly
272 system.cpu.ipc 1.687279 # IPC: Instructions Per Cycle
273 system.cpu.ipc_total 1.687279 # IPC: Total IPC of All Threads
274 system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
275 system.cpu.iq.ISSUE:FU_type_0::IntAlu 438810493 72.47% 72.47% # Type of FU issued
276 system.cpu.iq.ISSUE:FU_type_0::IntMult 6669 0.00% 72.47% # Type of FU issued
277 system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 72.47% # Type of FU issued
278 system.cpu.iq.ISSUE:FU_type_0::FloatAdd 29 0.00% 72.47% # Type of FU issued
279 system.cpu.iq.ISSUE:FU_type_0::FloatCmp 5 0.00% 72.47% # Type of FU issued
280 system.cpu.iq.ISSUE:FU_type_0::FloatCvt 5 0.00% 72.47% # Type of FU issued
281 system.cpu.iq.ISSUE:FU_type_0::FloatMult 4 0.00% 72.47% # Type of FU issued
282 system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 72.47% # Type of FU issued
283 system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 72.47% # Type of FU issued
284 system.cpu.iq.ISSUE:FU_type_0::MemRead 124770612 20.61% 93.07% # Type of FU issued
285 system.cpu.iq.ISSUE:FU_type_0::MemWrite 41935289 6.93% 100.00% # Type of FU issued
286 system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
287 system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
288 system.cpu.iq.ISSUE:FU_type_0::total 605523106 # Type of FU issued
289 system.cpu.iq.ISSUE:fu_busy_cnt 7132172 # FU busy when requested
290 system.cpu.iq.ISSUE:fu_busy_rate 0.011779 # FU busy rate (busy events/executed inst)
291 system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
292 system.cpu.iq.ISSUE:fu_full::IntAlu 5335622 74.81% 74.81% # attempts to use FU when none available
293 system.cpu.iq.ISSUE:fu_full::IntMult 49 0.00% 74.81% # attempts to use FU when none available
294 system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 74.81% # attempts to use FU when none available
295 system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 74.81% # attempts to use FU when none available
296 system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 74.81% # attempts to use FU when none available
297 system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 74.81% # attempts to use FU when none available
298 system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 74.81% # attempts to use FU when none available
299 system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 74.81% # attempts to use FU when none available
300 system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 74.81% # attempts to use FU when none available
301 system.cpu.iq.ISSUE:fu_full::MemRead 1469402 20.60% 95.41% # attempts to use FU when none available
302 system.cpu.iq.ISSUE:fu_full::MemWrite 327099 4.59% 100.00% # attempts to use FU when none available
303 system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
304 system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
305 system.cpu.iq.ISSUE:issued_per_cycle::samples 333428374 # Number of insts issued each cycle
306 system.cpu.iq.ISSUE:issued_per_cycle::mean 1.816052 # Number of insts issued each cycle
307 system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.661323 # Number of insts issued each cycle
308 system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
309 system.cpu.iq.ISSUE:issued_per_cycle::0-1 91844434 27.55% 27.55% # Number of insts issued each cycle
310 system.cpu.iq.ISSUE:issued_per_cycle::1-2 66796624 20.03% 47.58% # Number of insts issued each cycle
311 system.cpu.iq.ISSUE:issued_per_cycle::2-3 82026036 24.60% 72.18% # Number of insts issued each cycle
312 system.cpu.iq.ISSUE:issued_per_cycle::3-4 37142853 11.14% 83.32% # Number of insts issued each cycle
313 system.cpu.iq.ISSUE:issued_per_cycle::4-5 29318508 8.79% 92.11% # Number of insts issued each cycle
314 system.cpu.iq.ISSUE:issued_per_cycle::5-6 13804488 4.14% 96.25% # Number of insts issued each cycle
315 system.cpu.iq.ISSUE:issued_per_cycle::6-7 11015283 3.30% 99.56% # Number of insts issued each cycle
316 system.cpu.iq.ISSUE:issued_per_cycle::7-8 983503 0.29% 99.85% # Number of insts issued each cycle
317 system.cpu.iq.ISSUE:issued_per_cycle::8 496645 0.15% 100.00% # Number of insts issued each cycle
318 system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
319 system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
320 system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
321 system.cpu.iq.ISSUE:issued_per_cycle::total 333428374 # Number of insts issued each cycle
322 system.cpu.iq.ISSUE:rate 1.806528 # Inst issue rate
323 system.cpu.iq.iqInstsAdded 620252984 # Number of instructions added to the IQ (excludes non-spec)
324 system.cpu.iq.iqInstsIssued 605523106 # Number of instructions issued
325 system.cpu.iq.iqNonSpecInstsAdded 29 # Number of non-speculative instructions added to the IQ
326 system.cpu.iq.iqSquashedInstsExamined 53278148 # Number of squashed instructions iterated over during squash; mainly for profiling
327 system.cpu.iq.iqSquashedInstsIssued 39411 # Number of squashed instructions issued
328 system.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed
329 system.cpu.iq.iqSquashedOperandsExamined 29138505 # Number of squashed operands that are examined and possibly removed from graph
330 system.cpu.itb.data_accesses 0 # DTB accesses
331 system.cpu.itb.data_acv 0 # DTB access violations
332 system.cpu.itb.data_hits 0 # DTB hits
333 system.cpu.itb.data_misses 0 # DTB misses
334 system.cpu.itb.fetch_accesses 65631783 # ITB accesses
335 system.cpu.itb.fetch_acv 0 # ITB acv
336 system.cpu.itb.fetch_hits 65631744 # ITB hits
337 system.cpu.itb.fetch_misses 39 # ITB misses
338 system.cpu.itb.read_accesses 0 # DTB read accesses
339 system.cpu.itb.read_acv 0 # DTB read access violations
340 system.cpu.itb.read_hits 0 # DTB read hits
341 system.cpu.itb.read_misses 0 # DTB read misses
342 system.cpu.itb.write_accesses 0 # DTB write accesses
343 system.cpu.itb.write_acv 0 # DTB write access violations
344 system.cpu.itb.write_hits 0 # DTB write hits
345 system.cpu.itb.write_misses 0 # DTB write misses
346 system.cpu.l2cache.ReadExReq_accesses 256875 # number of ReadExReq accesses(hits+misses)
347 system.cpu.l2cache.ReadExReq_avg_miss_latency 34263.188321 # average ReadExReq miss latency
348 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31137.765450 # average ReadExReq mshr miss latency
349 system.cpu.l2cache.ReadExReq_miss_latency 8801356500 # number of ReadExReq miss cycles
350 system.cpu.l2cache.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
351 system.cpu.l2cache.ReadExReq_misses 256875 # number of ReadExReq misses
352 system.cpu.l2cache.ReadExReq_mshr_miss_latency 7998513500 # number of ReadExReq MSHR miss cycles
353 system.cpu.l2cache.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
354 system.cpu.l2cache.ReadExReq_mshr_misses 256875 # number of ReadExReq MSHR misses
355 system.cpu.l2cache.ReadReq_accesses 219110 # number of ReadReq accesses(hits+misses)
356 system.cpu.l2cache.ReadReq_avg_miss_latency 34284.038279 # average ReadReq miss latency
357 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31037.107304 # average ReadReq mshr miss latency
358 system.cpu.l2cache.ReadReq_hits 183268 # number of ReadReq hits
359 system.cpu.l2cache.ReadReq_miss_latency 1228808500 # number of ReadReq miss cycles
360 system.cpu.l2cache.ReadReq_miss_rate 0.163580 # miss rate for ReadReq accesses
361 system.cpu.l2cache.ReadReq_misses 35842 # number of ReadReq misses
362 system.cpu.l2cache.ReadReq_mshr_miss_latency 1112432000 # number of ReadReq MSHR miss cycles
363 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.163580 # mshr miss rate for ReadReq accesses
364 system.cpu.l2cache.ReadReq_mshr_misses 35842 # number of ReadReq MSHR misses
365 system.cpu.l2cache.UpgradeReq_accesses 81505 # number of UpgradeReq accesses(hits+misses)
366 system.cpu.l2cache.UpgradeReq_avg_miss_latency 34131.924422 # average UpgradeReq miss latency
367 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31025.814367 # average UpgradeReq mshr miss latency
368 system.cpu.l2cache.UpgradeReq_miss_latency 2781922500 # number of UpgradeReq miss cycles
369 system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
370 system.cpu.l2cache.UpgradeReq_misses 81505 # number of UpgradeReq misses
371 system.cpu.l2cache.UpgradeReq_mshr_miss_latency 2528759000 # number of UpgradeReq MSHR miss cycles
372 system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
373 system.cpu.l2cache.UpgradeReq_mshr_misses 81505 # number of UpgradeReq MSHR misses
374 system.cpu.l2cache.Writeback_accesses 335213 # number of Writeback accesses(hits+misses)
375 system.cpu.l2cache.Writeback_hits 335213 # number of Writeback hits
376 system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5455.882353 # average number of cycles each access was blocked
377 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
378 system.cpu.l2cache.avg_refs 3.750936 # Average number of references to valid blocks.
379 system.cpu.l2cache.blocked::no_mshrs 68 # number of cycles access was blocked
380 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
381 system.cpu.l2cache.blocked_cycles::no_mshrs 371000 # number of cycles access was blocked
382 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
383 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
384 system.cpu.l2cache.demand_accesses 475985 # number of demand (read+write) accesses
385 system.cpu.l2cache.demand_avg_miss_latency 34265.741313 # average overall miss latency
386 system.cpu.l2cache.demand_avg_mshr_miss_latency 31125.440272 # average overall mshr miss latency
387 system.cpu.l2cache.demand_hits 183268 # number of demand (read+write) hits
388 system.cpu.l2cache.demand_miss_latency 10030165000 # number of demand (read+write) miss cycles
389 system.cpu.l2cache.demand_miss_rate 0.614971 # miss rate for demand accesses
390 system.cpu.l2cache.demand_misses 292717 # number of demand (read+write) misses
391 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
392 system.cpu.l2cache.demand_mshr_miss_latency 9110945500 # number of demand (read+write) MSHR miss cycles
393 system.cpu.l2cache.demand_mshr_miss_rate 0.614971 # mshr miss rate for demand accesses
394 system.cpu.l2cache.demand_mshr_misses 292717 # number of demand (read+write) MSHR misses
395 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
396 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
397 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
398 system.cpu.l2cache.occ_%::0 0.051123 # Average percentage of cache occupancy
399 system.cpu.l2cache.occ_%::1 0.447698 # Average percentage of cache occupancy
400 system.cpu.l2cache.occ_blocks::0 1675.210024 # Average occupied blocks per context
401 system.cpu.l2cache.occ_blocks::1 14670.153699 # Average occupied blocks per context
402 system.cpu.l2cache.overall_accesses 475985 # number of overall (read+write) accesses
403 system.cpu.l2cache.overall_avg_miss_latency 34265.741313 # average overall miss latency
404 system.cpu.l2cache.overall_avg_mshr_miss_latency 31125.440272 # average overall mshr miss latency
405 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
406 system.cpu.l2cache.overall_hits 183268 # number of overall hits
407 system.cpu.l2cache.overall_miss_latency 10030165000 # number of overall miss cycles
408 system.cpu.l2cache.overall_miss_rate 0.614971 # miss rate for overall accesses
409 system.cpu.l2cache.overall_misses 292717 # number of overall misses
410 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
411 system.cpu.l2cache.overall_mshr_miss_latency 9110945500 # number of overall MSHR miss cycles
412 system.cpu.l2cache.overall_mshr_miss_rate 0.614971 # mshr miss rate for overall accesses
413 system.cpu.l2cache.overall_mshr_misses 292717 # number of overall MSHR misses
414 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
415 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
416 system.cpu.l2cache.replacements 85307 # number of replacements
417 system.cpu.l2cache.sampled_refs 100934 # Sample count of references to valid blocks.
418 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
419 system.cpu.l2cache.tagsinuse 16345.363723 # Cycle average of tags in use
420 system.cpu.l2cache.total_refs 378597 # Total number of references to valid blocks.
421 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
422 system.cpu.l2cache.writebacks 63240 # number of writebacks
423 system.cpu.memDep0.conflictingLoads 18950859 # Number of conflicting loads.
424 system.cpu.memDep0.conflictingStores 15231969 # Number of conflicting stores.
425 system.cpu.memDep0.insertedLoads 126900612 # Number of loads inserted to the mem dependence unit.
426 system.cpu.memDep0.insertedStores 43054897 # Number of stores inserted to the mem dependence unit.
427 system.cpu.numCycles 335186172 # number of cpu cycles simulated
428 system.cpu.rename.RENAME:BlockCycles 14808263 # Number of cycles rename is blocking
429 system.cpu.rename.RENAME:CommittedMaps 463854889 # Number of HB maps that are committed
430 system.cpu.rename.RENAME:IQFullEvents 34154270 # Number of times rename has blocked due to IQ full
431 system.cpu.rename.RENAME:IdleCycles 151775927 # Number of cycles rename is idle
432 system.cpu.rename.RENAME:LSQFullEvents 2034435 # Number of times rename has blocked due to LSQ full
433 system.cpu.rename.RENAME:ROBFullEvents 82 # Number of times rename has blocked due to ROB full
434 system.cpu.rename.RENAME:RenameLookups 895748431 # Number of register rename lookups that rename has made
435 system.cpu.rename.RENAME:RenamedInsts 680023810 # Number of instructions processed by rename
436 system.cpu.rename.RENAME:RenamedOperands 518612424 # Number of destination operands rename has renamed
437 system.cpu.rename.RENAME:RunCycles 115460168 # Number of cycles rename is running
438 system.cpu.rename.RENAME:SquashCycles 9853353 # Number of cycles rename is squashing
439 system.cpu.rename.RENAME:UnblockCycles 41529646 # Number of cycles rename is unblocking
440 system.cpu.rename.RENAME:UndoneMaps 54757535 # Number of HB maps that are undone due to squashing
441 system.cpu.rename.RENAME:serializeStallCycles 1017 # count of cycles rename stalled for serializing inst
442 system.cpu.rename.RENAME:serializingInsts 33 # count of serializing insts renamed
443 system.cpu.rename.RENAME:skidInsts 80752072 # count of insts added to the skid buffer
444 system.cpu.rename.RENAME:tempSerializingInsts 33 # count of temporary serializing insts renamed
445 system.cpu.timesIdled 42487 # Number of times that the entire CPU went into an idle state and unscheduled itself
446 system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
448 ---------- End Simulation Statistics ----------
projects / gem5.git / blob