2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.033049 # Number of seconds simulated
4 sim_ticks 33049447500 # Number of ticks simulated
5 sim_freq 1000000000000 # Frequency of simulated ticks
6 host_inst_rate 142392 # Simulator instruction rate (inst/s)
7 host_tick_rate 51572715 # Simulator tick rate (ticks/s)
8 host_mem_usage 349636 # Number of bytes of host memory used
9 host_seconds 640.83 # Real time elapsed on the host
10 sim_insts 91249665 # Number of instructions simulated
11 system.cpu.dtb.inst_hits 0 # ITB inst hits
12 system.cpu.dtb.inst_misses 0 # ITB inst misses
13 system.cpu.dtb.read_hits 0 # DTB read hits
14 system.cpu.dtb.read_misses 0 # DTB read misses
15 system.cpu.dtb.write_hits 0 # DTB write hits
16 system.cpu.dtb.write_misses 0 # DTB write misses
17 system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
18 system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
19 system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
20 system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
21 system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
22 system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
23 system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
24 system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
25 system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
26 system.cpu.dtb.read_accesses 0 # DTB read accesses
27 system.cpu.dtb.write_accesses 0 # DTB write accesses
28 system.cpu.dtb.inst_accesses 0 # ITB inst accesses
29 system.cpu.dtb.hits 0 # DTB hits
30 system.cpu.dtb.misses 0 # DTB misses
31 system.cpu.dtb.accesses 0 # DTB accesses
32 system.cpu.itb.inst_hits 0 # ITB inst hits
33 system.cpu.itb.inst_misses 0 # ITB inst misses
34 system.cpu.itb.read_hits 0 # DTB read hits
35 system.cpu.itb.read_misses 0 # DTB read misses
36 system.cpu.itb.write_hits 0 # DTB write hits
37 system.cpu.itb.write_misses 0 # DTB write misses
38 system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
39 system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
40 system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
41 system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
42 system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
43 system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
44 system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
45 system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
46 system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
47 system.cpu.itb.read_accesses 0 # DTB read accesses
48 system.cpu.itb.write_accesses 0 # DTB write accesses
49 system.cpu.itb.inst_accesses 0 # ITB inst accesses
50 system.cpu.itb.hits 0 # DTB hits
51 system.cpu.itb.misses 0 # DTB misses
52 system.cpu.itb.accesses 0 # DTB accesses
53 system.cpu.workload.num_syscalls 442 # Number of system calls
54 system.cpu.numCycles 66098896 # number of cpu cycles simulated
55 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
56 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
57 system.cpu.BPredUnit.lookups 27480852 # Number of BP lookups
58 system.cpu.BPredUnit.condPredicted 21948199 # Number of conditional branches predicted
59 system.cpu.BPredUnit.condIncorrect 1405962 # Number of conditional branches incorrect
60 system.cpu.BPredUnit.BTBLookups 24356195 # Number of BTB lookups
61 system.cpu.BPredUnit.BTBHits 23358870 # Number of BTB hits
62 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
63 system.cpu.BPredUnit.usedRAS 118630 # Number of times the RAS was used to get a target.
64 system.cpu.BPredUnit.RASInCorrect 12953 # Number of incorrect RAS predictions.
65 system.cpu.fetch.icacheStallCycles 15359689 # Number of cycles fetch is stalled on an Icache miss
66 system.cpu.fetch.Insts 131196018 # Number of instructions fetch has processed
67 system.cpu.fetch.Branches 27480852 # Number of branches that fetch encountered
68 system.cpu.fetch.predictedBranches 23477500 # Number of branches that fetch has predicted taken
69 system.cpu.fetch.Cycles 32529765 # Number of cycles fetch has run and was not squashing or blocked
70 system.cpu.fetch.SquashCycles 5482056 # Number of cycles fetch has spent squashing
71 system.cpu.fetch.BlockedCycles 14124387 # Number of cycles fetch has spent blocked
72 system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
73 system.cpu.fetch.PendingTrapStallCycles 126 # Number of stall cycles due to pending traps
74 system.cpu.fetch.CacheLines 14730221 # Number of cache lines fetched
75 system.cpu.fetch.IcacheSquashes 368829 # Number of outstanding Icache misses that were squashed
76 system.cpu.fetch.rateDist::samples 66068188 # Number of instructions fetched each cycle (Total)
77 system.cpu.fetch.rateDist::mean 2.007516 # Number of instructions fetched each cycle (Total)
78 system.cpu.fetch.rateDist::stdev 2.747063 # Number of instructions fetched each cycle (Total)
79 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
80 system.cpu.fetch.rateDist::0 33589573 50.84% 50.84% # Number of instructions fetched each cycle (Total)
81 system.cpu.fetch.rateDist::1 6678757 10.11% 60.95% # Number of instructions fetched each cycle (Total)
82 system.cpu.fetch.rateDist::2 5691945 8.62% 69.56% # Number of instructions fetched each cycle (Total)
83 system.cpu.fetch.rateDist::3 4809462 7.28% 76.84% # Number of instructions fetched each cycle (Total)
84 system.cpu.fetch.rateDist::4 2791705 4.23% 81.07% # Number of instructions fetched each cycle (Total)
85 system.cpu.fetch.rateDist::5 1680164 2.54% 83.61% # Number of instructions fetched each cycle (Total)
86 system.cpu.fetch.rateDist::6 1554358 2.35% 85.97% # Number of instructions fetched each cycle (Total)
87 system.cpu.fetch.rateDist::7 2929699 4.43% 90.40% # Number of instructions fetched each cycle (Total)
88 system.cpu.fetch.rateDist::8 6342525 9.60% 100.00% # Number of instructions fetched each cycle (Total)
89 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
90 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
91 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
92 system.cpu.fetch.rateDist::total 66068188 # Number of instructions fetched each cycle (Total)
93 system.cpu.fetch.branchRate 0.415754 # Number of branch fetches per cycle
94 system.cpu.fetch.rate 1.984844 # Number of inst fetches per cycle
95 system.cpu.decode.IdleCycles 17938862 # Number of cycles decode is idle
96 system.cpu.decode.BlockedCycles 12617377 # Number of cycles decode is blocked
97 system.cpu.decode.RunCycles 30503596 # Number of cycles decode is running
98 system.cpu.decode.UnblockCycles 985227 # Number of cycles decode is unblocking
99 system.cpu.decode.SquashCycles 4023126 # Number of cycles decode is squashing
100 system.cpu.decode.BranchResolved 4444811 # Number of times decode resolved a branch
101 system.cpu.decode.BranchMispred 31491 # Number of times decode detected a branch misprediction
102 system.cpu.decode.DecodedInsts 129102519 # Number of instructions handled by decode
103 system.cpu.decode.SquashedInsts 31918 # Number of squashed instructions handled by decode
104 system.cpu.rename.SquashCycles 4023126 # Number of cycles rename is squashing
105 system.cpu.rename.IdleCycles 19654279 # Number of cycles rename is idle
106 system.cpu.rename.BlockCycles 1111044 # Number of cycles rename is blocking
107 system.cpu.rename.serializeStallCycles 8373205 # count of cycles rename stalled for serializing inst
108 system.cpu.rename.RunCycles 29732459 # Number of cycles rename is running
109 system.cpu.rename.UnblockCycles 3174075 # Number of cycles rename is unblocking
110 system.cpu.rename.RenamedInsts 125001528 # Number of instructions processed by rename
111 system.cpu.rename.ROBFullEvents 20 # Number of times rename has blocked due to ROB full
112 system.cpu.rename.IQFullEvents 255212 # Number of times rename has blocked due to IQ full
113 system.cpu.rename.LSQFullEvents 1879877 # Number of times rename has blocked due to LSQ full
114 system.cpu.rename.FullRegisterEvents 11 # Number of times there has been no free registers
115 system.cpu.rename.RenamedOperands 145677643 # Number of destination operands rename has renamed
116 system.cpu.rename.RenameLookups 544340805 # Number of register rename lookups that rename has made
117 system.cpu.rename.int_rename_lookups 544335582 # Number of integer rename lookups
118 system.cpu.rename.fp_rename_lookups 5223 # Number of floating rename lookups
119 system.cpu.rename.CommittedMaps 107429087 # Number of HB maps that are committed
120 system.cpu.rename.UndoneMaps 38248551 # Number of HB maps that are undone due to squashing
121 system.cpu.rename.serializingInsts 647769 # count of serializing insts renamed
122 system.cpu.rename.tempSerializingInsts 649953 # count of temporary serializing insts renamed
123 system.cpu.rename.skidInsts 7510284 # count of insts added to the skid buffer
124 system.cpu.memDep0.insertedLoads 29313185 # Number of loads inserted to the mem dependence unit.
125 system.cpu.memDep0.insertedStores 5861466 # Number of stores inserted to the mem dependence unit.
126 system.cpu.memDep0.conflictingLoads 1226589 # Number of conflicting loads.
127 system.cpu.memDep0.conflictingStores 648810 # Number of conflicting stores.
128 system.cpu.iq.iqInstsAdded 117406606 # Number of instructions added to the IQ (excludes non-spec)
129 system.cpu.iq.iqNonSpecInstsAdded 634842 # Number of non-speculative instructions added to the IQ
130 system.cpu.iq.iqInstsIssued 106217024 # Number of instructions issued
131 system.cpu.iq.iqSquashedInstsIssued 74725 # Number of squashed instructions issued
132 system.cpu.iq.iqSquashedInstsExamined 26332148 # Number of squashed instructions iterated over during squash; mainly for profiling
133 system.cpu.iq.iqSquashedOperandsExamined 63315965 # Number of squashed operands that are examined and possibly removed from graph
134 system.cpu.iq.iqSquashedNonSpecRemoved 80484 # Number of squashed non-spec instructions that were removed
135 system.cpu.iq.issued_per_cycle::samples 66068188 # Number of insts issued each cycle
136 system.cpu.iq.issued_per_cycle::mean 1.607688 # Number of insts issued each cycle
137 system.cpu.iq.issued_per_cycle::stdev 1.762772 # Number of insts issued each cycle
138 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
139 system.cpu.iq.issued_per_cycle::0 24256842 36.71% 36.71% # Number of insts issued each cycle
140 system.cpu.iq.issued_per_cycle::1 14242052 21.56% 58.27% # Number of insts issued each cycle
141 system.cpu.iq.issued_per_cycle::2 9853567 14.91% 73.19% # Number of insts issued each cycle
142 system.cpu.iq.issued_per_cycle::3 8048166 12.18% 85.37% # Number of insts issued each cycle
143 system.cpu.iq.issued_per_cycle::4 4234412 6.41% 91.78% # Number of insts issued each cycle
144 system.cpu.iq.issued_per_cycle::5 2296375 3.48% 95.25% # Number of insts issued each cycle
145 system.cpu.iq.issued_per_cycle::6 2457048 3.72% 98.97% # Number of insts issued each cycle
146 system.cpu.iq.issued_per_cycle::7 476279 0.72% 99.69% # Number of insts issued each cycle
147 system.cpu.iq.issued_per_cycle::8 203447 0.31% 100.00% # Number of insts issued each cycle
148 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
149 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
150 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
151 system.cpu.iq.issued_per_cycle::total 66068188 # Number of insts issued each cycle
152 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
153 system.cpu.iq.fu_full::IntAlu 53590 10.28% 10.28% # attempts to use FU when none available
154 system.cpu.iq.fu_full::IntMult 27 0.01% 10.28% # attempts to use FU when none available
155 system.cpu.iq.fu_full::IntDiv 0 0.00% 10.28% # attempts to use FU when none available
156 system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.28% # attempts to use FU when none available
157 system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.28% # attempts to use FU when none available
158 system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.28% # attempts to use FU when none available
159 system.cpu.iq.fu_full::FloatMult 0 0.00% 10.28% # attempts to use FU when none available
160 system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.28% # attempts to use FU when none available
161 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.28% # attempts to use FU when none available
162 system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.28% # attempts to use FU when none available
163 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.28% # attempts to use FU when none available
164 system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.28% # attempts to use FU when none available
165 system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.28% # attempts to use FU when none available
166 system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.28% # attempts to use FU when none available
167 system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.28% # attempts to use FU when none available
168 system.cpu.iq.fu_full::SimdMult 0 0.00% 10.28% # attempts to use FU when none available
169 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.28% # attempts to use FU when none available
170 system.cpu.iq.fu_full::SimdShift 0 0.00% 10.28% # attempts to use FU when none available
171 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.28% # attempts to use FU when none available
172 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.28% # attempts to use FU when none available
173 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.28% # attempts to use FU when none available
174 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.28% # attempts to use FU when none available
175 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.28% # attempts to use FU when none available
176 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.28% # attempts to use FU when none available
177 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.28% # attempts to use FU when none available
178 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.28% # attempts to use FU when none available
179 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.28% # attempts to use FU when none available
180 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.28% # attempts to use FU when none available
181 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.28% # attempts to use FU when none available
182 system.cpu.iq.fu_full::MemRead 193594 37.13% 47.41% # attempts to use FU when none available
183 system.cpu.iq.fu_full::MemWrite 274209 52.59% 100.00% # attempts to use FU when none available
184 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
185 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
186 system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
187 system.cpu.iq.FU_type_0::IntAlu 74732015 70.36% 70.36% # Type of FU issued
188 system.cpu.iq.FU_type_0::IntMult 10984 0.01% 70.37% # Type of FU issued
189 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.37% # Type of FU issued
190 system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.37% # Type of FU issued
191 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.37% # Type of FU issued
192 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.37% # Type of FU issued
193 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.37% # Type of FU issued
194 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.37% # Type of FU issued
195 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.37% # Type of FU issued
196 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.37% # Type of FU issued
197 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.37% # Type of FU issued
198 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.37% # Type of FU issued
199 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.37% # Type of FU issued
200 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.37% # Type of FU issued
201 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.37% # Type of FU issued
202 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.37% # Type of FU issued
203 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.37% # Type of FU issued
204 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.37% # Type of FU issued
205 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.37% # Type of FU issued
206 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.37% # Type of FU issued
207 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.37% # Type of FU issued
208 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.37% # Type of FU issued
209 system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.37% # Type of FU issued
210 system.cpu.iq.FU_type_0::SimdFloatCvt 117 0.00% 70.37% # Type of FU issued
211 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.37% # Type of FU issued
212 system.cpu.iq.FU_type_0::SimdFloatMisc 183 0.00% 70.37% # Type of FU issued
213 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.37% # Type of FU issued
214 system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.37% # Type of FU issued
215 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.37% # Type of FU issued
216 system.cpu.iq.FU_type_0::MemRead 26127838 24.60% 94.97% # Type of FU issued
217 system.cpu.iq.FU_type_0::MemWrite 5345884 5.03% 100.00% # Type of FU issued
218 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
219 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
220 system.cpu.iq.FU_type_0::total 106217024 # Type of FU issued
221 system.cpu.iq.rate 1.606941 # Inst issue rate
222 system.cpu.iq.fu_busy_cnt 521420 # FU busy when requested
223 system.cpu.iq.fu_busy_rate 0.004909 # FU busy rate (busy events/executed inst)
224 system.cpu.iq.int_inst_queue_reads 279097712 # Number of integer instruction queue reads
225 system.cpu.iq.int_inst_queue_writes 144373136 # Number of integer instruction queue writes
226 system.cpu.iq.int_inst_queue_wakeup_accesses 102515328 # Number of integer instruction queue wakeup accesses
227 system.cpu.iq.fp_inst_queue_reads 669 # Number of floating instruction queue reads
228 system.cpu.iq.fp_inst_queue_writes 1008 # Number of floating instruction queue writes
229 system.cpu.iq.fp_inst_queue_wakeup_accesses 309 # Number of floating instruction queue wakeup accesses
230 system.cpu.iq.int_alu_accesses 106738111 # Number of integer alu accesses
231 system.cpu.iq.fp_alu_accesses 333 # Number of floating point alu accesses
232 system.cpu.iew.lsq.thread0.forwLoads 366236 # Number of loads that had data forwarded from stores
233 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
234 system.cpu.iew.lsq.thread0.squashedLoads 6737356 # Number of loads squashed
235 system.cpu.iew.lsq.thread0.ignoredResponses 42339 # Number of memory responses ignored because the instruction is squashed
236 system.cpu.iew.lsq.thread0.memOrderViolation 715 # Number of memory ordering violations
237 system.cpu.iew.lsq.thread0.squashedStores 1114761 # Number of stores squashed
238 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
239 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
240 system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled
241 system.cpu.iew.lsq.thread0.cacheBlocked 30343 # Number of times an access to memory failed due to the cache being blocked
242 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
243 system.cpu.iew.iewSquashCycles 4023126 # Number of cycles IEW is squashing
244 system.cpu.iew.iewBlockCycles 183340 # Number of cycles IEW is blocking
245 system.cpu.iew.iewUnblockCycles 29024 # Number of cycles IEW is unblocking
246 system.cpu.iew.iewDispatchedInsts 118080266 # Number of instructions dispatched to IQ
247 system.cpu.iew.iewDispSquashedInsts 812187 # Number of squashed instructions skipped by dispatch
248 system.cpu.iew.iewDispLoadInsts 29313185 # Number of dispatched load instructions
249 system.cpu.iew.iewDispStoreInsts 5861466 # Number of dispatched store instructions
250 system.cpu.iew.iewDispNonSpecInsts 629989 # Number of dispatched non-speculative instructions
251 system.cpu.iew.iewIQFullEvents 9572 # Number of times the IQ has become full, causing a stall
252 system.cpu.iew.iewLSQFullEvents 1070 # Number of times the LSQ has become full, causing a stall
253 system.cpu.iew.memOrderViolationEvents 715 # Number of memory order violations
254 system.cpu.iew.predictedTakenIncorrect 1280450 # Number of branches that were predicted taken incorrectly
255 system.cpu.iew.predictedNotTakenIncorrect 209997 # Number of branches that were predicted not taken incorrectly
256 system.cpu.iew.branchMispredicts 1490447 # Number of branch mispredicts detected at execute
257 system.cpu.iew.iewExecutedInsts 104523417 # Number of executed instructions
258 system.cpu.iew.iewExecLoadInsts 25726566 # Number of load instructions executed
259 system.cpu.iew.iewExecSquashedInsts 1693607 # Number of squashed instructions skipped in execute
260 system.cpu.iew.exec_swp 0 # number of swp insts executed
261 system.cpu.iew.exec_nop 38818 # number of nop insts executed
262 system.cpu.iew.exec_refs 30937872 # number of memory reference insts executed
263 system.cpu.iew.exec_branches 21209374 # Number of branches executed
264 system.cpu.iew.exec_stores 5211306 # Number of stores executed
265 system.cpu.iew.exec_rate 1.581319 # Inst execution rate
266 system.cpu.iew.wb_sent 102947388 # cumulative count of insts sent to commit
267 system.cpu.iew.wb_count 102515637 # cumulative count of insts written-back
268 system.cpu.iew.wb_producers 60320212 # num instructions producing a value
269 system.cpu.iew.wb_consumers 97098710 # num instructions consuming a value
270 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
271 system.cpu.iew.wb_rate 1.550943 # insts written-back per cycle
272 system.cpu.iew.wb_fanout 0.621226 # average fanout of values written-back
273 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
274 system.cpu.commit.commitCommittedInsts 91262274 # The number of committed instructions
275 system.cpu.commit.commitSquashedInsts 26817270 # The number of squashed insts skipped by commit
276 system.cpu.commit.commitNonSpecStalls 554358 # The number of times commit has been forced to stall to communicate backwards
277 system.cpu.commit.branchMispredicts 1387669 # The number of times a branch was mispredicted
278 system.cpu.commit.committed_per_cycle::samples 62045063 # Number of insts commited each cycle
279 system.cpu.commit.committed_per_cycle::mean 1.470903 # Number of insts commited each cycle
280 system.cpu.commit.committed_per_cycle::stdev 2.226778 # Number of insts commited each cycle
281 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
282 system.cpu.commit.committed_per_cycle::0 28329843 45.66% 45.66% # Number of insts commited each cycle
283 system.cpu.commit.committed_per_cycle::1 16548650 26.67% 72.33% # Number of insts commited each cycle
284 system.cpu.commit.committed_per_cycle::2 5280214 8.51% 80.84% # Number of insts commited each cycle
285 system.cpu.commit.committed_per_cycle::3 3902195 6.29% 87.13% # Number of insts commited each cycle
286 system.cpu.commit.committed_per_cycle::4 2034976 3.28% 90.41% # Number of insts commited each cycle
287 system.cpu.commit.committed_per_cycle::5 672623 1.08% 91.50% # Number of insts commited each cycle
288 system.cpu.commit.committed_per_cycle::6 530029 0.85% 92.35% # Number of insts commited each cycle
289 system.cpu.commit.committed_per_cycle::7 208846 0.34% 92.69% # Number of insts commited each cycle
290 system.cpu.commit.committed_per_cycle::8 4537687 7.31% 100.00% # Number of insts commited each cycle
291 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
292 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
293 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
294 system.cpu.commit.committed_per_cycle::total 62045063 # Number of insts commited each cycle
295 system.cpu.commit.count 91262274 # Number of instructions committed
296 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
297 system.cpu.commit.refs 27322533 # Number of memory references committed
298 system.cpu.commit.loads 22575828 # Number of loads committed
299 system.cpu.commit.membars 3888 # Number of memory barriers committed
300 system.cpu.commit.branches 18722422 # Number of branches committed
301 system.cpu.commit.fp_insts 48 # Number of committed floating point instructions.
302 system.cpu.commit.int_insts 72533126 # Number of committed integer instructions.
303 system.cpu.commit.function_calls 56148 # Number of function calls committed.
304 system.cpu.commit.bw_lim_events 4537687 # number cycles where commit BW limit reached
305 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
306 system.cpu.rob.rob_reads 175581186 # The number of ROB reads
307 system.cpu.rob.rob_writes 240196081 # The number of ROB writes
308 system.cpu.timesIdled 1543 # Number of times that the entire CPU went into an idle state and unscheduled itself
309 system.cpu.idleCycles 30708 # Total number of cycles that the CPU has spent unscheduled due to idling
310 system.cpu.committedInsts 91249665 # Number of Instructions Simulated
311 system.cpu.committedInsts_total 91249665 # Number of Instructions Simulated
312 system.cpu.cpi 0.724374 # CPI: Cycles Per Instruction
313 system.cpu.cpi_total 0.724374 # CPI: Total CPI of All Threads
314 system.cpu.ipc 1.380502 # IPC: Instructions Per Cycle
315 system.cpu.ipc_total 1.380502 # IPC: Total IPC of All Threads
316 system.cpu.int_regfile_reads 496839540 # number of integer regfile reads
317 system.cpu.int_regfile_writes 120902305 # number of integer regfile writes
318 system.cpu.fp_regfile_reads 158 # number of floating regfile reads
319 system.cpu.fp_regfile_writes 392 # number of floating regfile writes
320 system.cpu.misc_regfile_reads 184716876 # number of misc regfile reads
321 system.cpu.misc_regfile_writes 11506 # number of misc regfile writes
322 system.cpu.icache.replacements 2 # number of replacements
323 system.cpu.icache.tagsinuse 613.066905 # Cycle average of tags in use
324 system.cpu.icache.total_refs 14729300 # Total number of references to valid blocks.
325 system.cpu.icache.sampled_refs 718 # Sample count of references to valid blocks.
326 system.cpu.icache.avg_refs 20514.345404 # Average number of references to valid blocks.
327 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
328 system.cpu.icache.occ_blocks::0 613.066905 # Average occupied blocks per context
329 system.cpu.icache.occ_percent::0 0.299349 # Average percentage of cache occupancy
330 system.cpu.icache.ReadReq_hits 14729300 # number of ReadReq hits
331 system.cpu.icache.demand_hits 14729300 # number of demand (read+write) hits
332 system.cpu.icache.overall_hits 14729300 # number of overall hits
333 system.cpu.icache.ReadReq_misses 921 # number of ReadReq misses
334 system.cpu.icache.demand_misses 921 # number of demand (read+write) misses
335 system.cpu.icache.overall_misses 921 # number of overall misses
336 system.cpu.icache.ReadReq_miss_latency 32465000 # number of ReadReq miss cycles
337 system.cpu.icache.demand_miss_latency 32465000 # number of demand (read+write) miss cycles
338 system.cpu.icache.overall_miss_latency 32465000 # number of overall miss cycles
339 system.cpu.icache.ReadReq_accesses 14730221 # number of ReadReq accesses(hits+misses)
340 system.cpu.icache.demand_accesses 14730221 # number of demand (read+write) accesses
341 system.cpu.icache.overall_accesses 14730221 # number of overall (read+write) accesses
342 system.cpu.icache.ReadReq_miss_rate 0.000063 # miss rate for ReadReq accesses
343 system.cpu.icache.demand_miss_rate 0.000063 # miss rate for demand accesses
344 system.cpu.icache.overall_miss_rate 0.000063 # miss rate for overall accesses
345 system.cpu.icache.ReadReq_avg_miss_latency 35249.728556 # average ReadReq miss latency
346 system.cpu.icache.demand_avg_miss_latency 35249.728556 # average overall miss latency
347 system.cpu.icache.overall_avg_miss_latency 35249.728556 # average overall miss latency
348 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
349 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
350 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
351 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
352 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
353 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
354 system.cpu.icache.fast_writes 0 # number of fast writes performed
355 system.cpu.icache.cache_copies 0 # number of cache copies performed
356 system.cpu.icache.writebacks 0 # number of writebacks
357 system.cpu.icache.ReadReq_mshr_hits 203 # number of ReadReq MSHR hits
358 system.cpu.icache.demand_mshr_hits 203 # number of demand (read+write) MSHR hits
359 system.cpu.icache.overall_mshr_hits 203 # number of overall MSHR hits
360 system.cpu.icache.ReadReq_mshr_misses 718 # number of ReadReq MSHR misses
361 system.cpu.icache.demand_mshr_misses 718 # number of demand (read+write) MSHR misses
362 system.cpu.icache.overall_mshr_misses 718 # number of overall MSHR misses
363 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
364 system.cpu.icache.ReadReq_mshr_miss_latency 24779500 # number of ReadReq MSHR miss cycles
365 system.cpu.icache.demand_mshr_miss_latency 24779500 # number of demand (read+write) MSHR miss cycles
366 system.cpu.icache.overall_mshr_miss_latency 24779500 # number of overall MSHR miss cycles
367 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
368 system.cpu.icache.ReadReq_mshr_miss_rate 0.000049 # mshr miss rate for ReadReq accesses
369 system.cpu.icache.demand_mshr_miss_rate 0.000049 # mshr miss rate for demand accesses
370 system.cpu.icache.overall_mshr_miss_rate 0.000049 # mshr miss rate for overall accesses
371 system.cpu.icache.ReadReq_avg_mshr_miss_latency 34511.838440 # average ReadReq mshr miss latency
372 system.cpu.icache.demand_avg_mshr_miss_latency 34511.838440 # average overall mshr miss latency
373 system.cpu.icache.overall_avg_mshr_miss_latency 34511.838440 # average overall mshr miss latency
374 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
375 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
376 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
377 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
378 system.cpu.dcache.replacements 943500 # number of replacements
379 system.cpu.dcache.tagsinuse 3561.430485 # Cycle average of tags in use
380 system.cpu.dcache.total_refs 28801207 # Total number of references to valid blocks.
381 system.cpu.dcache.sampled_refs 947596 # Sample count of references to valid blocks.
382 system.cpu.dcache.avg_refs 30.393973 # Average number of references to valid blocks.
383 system.cpu.dcache.warmup_cycle 12279149000 # Cycle when the warmup percentage was hit.
384 system.cpu.dcache.occ_blocks::0 3561.430485 # Average occupied blocks per context
385 system.cpu.dcache.occ_percent::0 0.869490 # Average percentage of cache occupancy
386 system.cpu.dcache.ReadReq_hits 24229442 # number of ReadReq hits
387 system.cpu.dcache.WriteReq_hits 4559293 # number of WriteReq hits
388 system.cpu.dcache.LoadLockedReq_hits 6724 # number of LoadLockedReq hits
389 system.cpu.dcache.StoreCondReq_hits 5748 # number of StoreCondReq hits
390 system.cpu.dcache.demand_hits 28788735 # number of demand (read+write) hits
391 system.cpu.dcache.overall_hits 28788735 # number of overall hits
392 system.cpu.dcache.ReadReq_misses 990132 # number of ReadReq misses
393 system.cpu.dcache.WriteReq_misses 175688 # number of WriteReq misses
394 system.cpu.dcache.LoadLockedReq_misses 7 # number of LoadLockedReq misses
395 system.cpu.dcache.demand_misses 1165820 # number of demand (read+write) misses
396 system.cpu.dcache.overall_misses 1165820 # number of overall misses
397 system.cpu.dcache.ReadReq_miss_latency 5482674500 # number of ReadReq miss cycles
398 system.cpu.dcache.WriteReq_miss_latency 4505328405 # number of WriteReq miss cycles
399 system.cpu.dcache.LoadLockedReq_miss_latency 124500 # number of LoadLockedReq miss cycles
400 system.cpu.dcache.demand_miss_latency 9988002905 # number of demand (read+write) miss cycles
401 system.cpu.dcache.overall_miss_latency 9988002905 # number of overall miss cycles
402 system.cpu.dcache.ReadReq_accesses 25219574 # number of ReadReq accesses(hits+misses)
403 system.cpu.dcache.WriteReq_accesses 4734981 # number of WriteReq accesses(hits+misses)
404 system.cpu.dcache.LoadLockedReq_accesses 6731 # number of LoadLockedReq accesses(hits+misses)
405 system.cpu.dcache.StoreCondReq_accesses 5748 # number of StoreCondReq accesses(hits+misses)
406 system.cpu.dcache.demand_accesses 29954555 # number of demand (read+write) accesses
407 system.cpu.dcache.overall_accesses 29954555 # number of overall (read+write) accesses
408 system.cpu.dcache.ReadReq_miss_rate 0.039260 # miss rate for ReadReq accesses
409 system.cpu.dcache.WriteReq_miss_rate 0.037104 # miss rate for WriteReq accesses
410 system.cpu.dcache.LoadLockedReq_miss_rate 0.001040 # miss rate for LoadLockedReq accesses
411 system.cpu.dcache.demand_miss_rate 0.038920 # miss rate for demand accesses
412 system.cpu.dcache.overall_miss_rate 0.038920 # miss rate for overall accesses
413 system.cpu.dcache.ReadReq_avg_miss_latency 5537.316742 # average ReadReq miss latency
414 system.cpu.dcache.WriteReq_avg_miss_latency 25643.916517 # average WriteReq miss latency
415 system.cpu.dcache.LoadLockedReq_avg_miss_latency 17785.714286 # average LoadLockedReq miss latency
416 system.cpu.dcache.demand_avg_miss_latency 8567.362805 # average overall miss latency
417 system.cpu.dcache.overall_avg_miss_latency 8567.362805 # average overall miss latency
418 system.cpu.dcache.blocked_cycles::no_mshrs 23285977 # number of cycles access was blocked
419 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
420 system.cpu.dcache.blocked::no_mshrs 8139 # number of cycles access was blocked
421 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
422 system.cpu.dcache.avg_blocked_cycles::no_mshrs 2861.036614 # average number of cycles each access was blocked
423 system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
424 system.cpu.dcache.fast_writes 0 # number of fast writes performed
425 system.cpu.dcache.cache_copies 0 # number of cache copies performed
426 system.cpu.dcache.writebacks 942954 # number of writebacks
427 system.cpu.dcache.ReadReq_mshr_hits 87074 # number of ReadReq MSHR hits
428 system.cpu.dcache.WriteReq_mshr_hits 131149 # number of WriteReq MSHR hits
429 system.cpu.dcache.LoadLockedReq_mshr_hits 7 # number of LoadLockedReq MSHR hits
430 system.cpu.dcache.demand_mshr_hits 218223 # number of demand (read+write) MSHR hits
431 system.cpu.dcache.overall_mshr_hits 218223 # number of overall MSHR hits
432 system.cpu.dcache.ReadReq_mshr_misses 903058 # number of ReadReq MSHR misses
433 system.cpu.dcache.WriteReq_mshr_misses 44539 # number of WriteReq MSHR misses
434 system.cpu.dcache.demand_mshr_misses 947597 # number of demand (read+write) MSHR misses
435 system.cpu.dcache.overall_mshr_misses 947597 # number of overall MSHR misses
436 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
437 system.cpu.dcache.ReadReq_mshr_miss_latency 2256691000 # number of ReadReq MSHR miss cycles
438 system.cpu.dcache.WriteReq_mshr_miss_latency 1081795530 # number of WriteReq MSHR miss cycles
439 system.cpu.dcache.demand_mshr_miss_latency 3338486530 # number of demand (read+write) MSHR miss cycles
440 system.cpu.dcache.overall_mshr_miss_latency 3338486530 # number of overall MSHR miss cycles
441 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
442 system.cpu.dcache.ReadReq_mshr_miss_rate 0.035808 # mshr miss rate for ReadReq accesses
443 system.cpu.dcache.WriteReq_mshr_miss_rate 0.009406 # mshr miss rate for WriteReq accesses
444 system.cpu.dcache.demand_mshr_miss_rate 0.031634 # mshr miss rate for demand accesses
445 system.cpu.dcache.overall_mshr_miss_rate 0.031634 # mshr miss rate for overall accesses
446 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2498.943589 # average ReadReq mshr miss latency
447 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 24288.725162 # average WriteReq mshr miss latency
448 system.cpu.dcache.demand_avg_mshr_miss_latency 3523.107956 # average overall mshr miss latency
449 system.cpu.dcache.overall_avg_mshr_miss_latency 3523.107956 # average overall mshr miss latency
450 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
451 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
452 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
453 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
454 system.cpu.l2cache.replacements 742 # number of replacements
455 system.cpu.l2cache.tagsinuse 9256.207068 # Cycle average of tags in use
456 system.cpu.l2cache.total_refs 1596737 # Total number of references to valid blocks.
457 system.cpu.l2cache.sampled_refs 15558 # Sample count of references to valid blocks.
458 system.cpu.l2cache.avg_refs 102.631251 # Average number of references to valid blocks.
459 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
460 system.cpu.l2cache.occ_blocks::0 391.956879 # Average occupied blocks per context
461 system.cpu.l2cache.occ_blocks::1 8864.250189 # Average occupied blocks per context
462 system.cpu.l2cache.occ_percent::0 0.011962 # Average percentage of cache occupancy
463 system.cpu.l2cache.occ_percent::1 0.270515 # Average percentage of cache occupancy
464 system.cpu.l2cache.ReadReq_hits 901452 # number of ReadReq hits
465 system.cpu.l2cache.Writeback_hits 942954 # number of Writeback hits
466 system.cpu.l2cache.ReadExReq_hits 31278 # number of ReadExReq hits
467 system.cpu.l2cache.demand_hits 932730 # number of demand (read+write) hits
468 system.cpu.l2cache.overall_hits 932730 # number of overall hits
469 system.cpu.l2cache.ReadReq_misses 1045 # number of ReadReq misses
470 system.cpu.l2cache.ReadExReq_misses 14540 # number of ReadExReq misses
471 system.cpu.l2cache.demand_misses 15585 # number of demand (read+write) misses
472 system.cpu.l2cache.overall_misses 15585 # number of overall misses
473 system.cpu.l2cache.ReadReq_miss_latency 35800500 # number of ReadReq miss cycles
474 system.cpu.l2cache.ReadExReq_miss_latency 498909000 # number of ReadExReq miss cycles
475 system.cpu.l2cache.demand_miss_latency 534709500 # number of demand (read+write) miss cycles
476 system.cpu.l2cache.overall_miss_latency 534709500 # number of overall miss cycles
477 system.cpu.l2cache.ReadReq_accesses 902497 # number of ReadReq accesses(hits+misses)
478 system.cpu.l2cache.Writeback_accesses 942954 # number of Writeback accesses(hits+misses)
479 system.cpu.l2cache.ReadExReq_accesses 45818 # number of ReadExReq accesses(hits+misses)
480 system.cpu.l2cache.demand_accesses 948315 # number of demand (read+write) accesses
481 system.cpu.l2cache.overall_accesses 948315 # number of overall (read+write) accesses
482 system.cpu.l2cache.ReadReq_miss_rate 0.001158 # miss rate for ReadReq accesses
483 system.cpu.l2cache.ReadExReq_miss_rate 0.317343 # miss rate for ReadExReq accesses
484 system.cpu.l2cache.demand_miss_rate 0.016434 # miss rate for demand accesses
485 system.cpu.l2cache.overall_miss_rate 0.016434 # miss rate for overall accesses
486 system.cpu.l2cache.ReadReq_avg_miss_latency 34258.851675 # average ReadReq miss latency
487 system.cpu.l2cache.ReadExReq_avg_miss_latency 34312.861073 # average ReadExReq miss latency
488 system.cpu.l2cache.demand_avg_miss_latency 34309.239654 # average overall miss latency
489 system.cpu.l2cache.overall_avg_miss_latency 34309.239654 # average overall miss latency
490 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
491 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
492 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
493 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
494 system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
495 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
496 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
497 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
498 system.cpu.l2cache.writebacks 32 # number of writebacks
499 system.cpu.l2cache.ReadReq_mshr_hits 10 # number of ReadReq MSHR hits
500 system.cpu.l2cache.demand_mshr_hits 10 # number of demand (read+write) MSHR hits
501 system.cpu.l2cache.overall_mshr_hits 10 # number of overall MSHR hits
502 system.cpu.l2cache.ReadReq_mshr_misses 1035 # number of ReadReq MSHR misses
503 system.cpu.l2cache.ReadExReq_mshr_misses 14540 # number of ReadExReq MSHR misses
504 system.cpu.l2cache.demand_mshr_misses 15575 # number of demand (read+write) MSHR misses
505 system.cpu.l2cache.overall_mshr_misses 15575 # number of overall MSHR misses
506 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
507 system.cpu.l2cache.ReadReq_mshr_miss_latency 32188500 # number of ReadReq MSHR miss cycles
508 system.cpu.l2cache.ReadExReq_mshr_miss_latency 451730000 # number of ReadExReq MSHR miss cycles
509 system.cpu.l2cache.demand_mshr_miss_latency 483918500 # number of demand (read+write) MSHR miss cycles
510 system.cpu.l2cache.overall_mshr_miss_latency 483918500 # number of overall MSHR miss cycles
511 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
512 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.001147 # mshr miss rate for ReadReq accesses
513 system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.317343 # mshr miss rate for ReadExReq accesses
514 system.cpu.l2cache.demand_mshr_miss_rate 0.016424 # mshr miss rate for demand accesses
515 system.cpu.l2cache.overall_mshr_miss_rate 0.016424 # mshr miss rate for overall accesses
516 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31100 # average ReadReq mshr miss latency
517 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31068.088033 # average ReadExReq mshr miss latency
518 system.cpu.l2cache.demand_avg_mshr_miss_latency 31070.208668 # average overall mshr miss latency
519 system.cpu.l2cache.overall_avg_mshr_miss_latency 31070.208668 # average overall mshr miss latency
520 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
521 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
522 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
523 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
525 ---------- End Simulation Statistics ----------
projects / gem5.git / blob