2 ---------- Begin Simulation Statistics ----------
3 host_inst_rate 133029 # Simulator instruction rate (inst/s)
4 host_mem_usage 371192 # Number of bytes of host memory used
5 host_seconds 2091.22 # Real time elapsed on the host
6 host_tick_rate 47160241 # Simulator tick rate (ticks/s)
7 sim_freq 1000000000000 # Frequency of simulated ticks
8 sim_insts 278192519 # Number of instructions simulated
9 sim_seconds 0.098622 # Number of seconds simulated
10 sim_ticks 98622214000 # Number of ticks simulated
11 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
12 system.cpu.BPredUnit.BTBHits 44152407 # Number of BTB hits
13 system.cpu.BPredUnit.BTBLookups 44769192 # Number of BTB lookups
14 system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
15 system.cpu.BPredUnit.condIncorrect 3292099 # Number of conditional branches incorrect
16 system.cpu.BPredUnit.condPredicted 50608102 # Number of conditional branches predicted
17 system.cpu.BPredUnit.lookups 50608102 # Number of BP lookups
18 system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
19 system.cpu.commit.COM:branches 29309710 # Number of branches committed
20 system.cpu.commit.COM:bw_lim_events 11603540 # number cycles where commit BW limit reached
21 system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
22 system.cpu.commit.COM:committed_per_cycle::samples 176948364 # Number of insts commited each cycle
23 system.cpu.commit.COM:committed_per_cycle::mean 1.572168 # Number of insts commited each cycle
24 system.cpu.commit.COM:committed_per_cycle::stdev 2.280995 # Number of insts commited each cycle
25 system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
26 system.cpu.commit.COM:committed_per_cycle::0 83964580 47.45% 47.45% # Number of insts commited each cycle
27 system.cpu.commit.COM:committed_per_cycle::1 36146762 20.43% 67.88% # Number of insts commited each cycle
28 system.cpu.commit.COM:committed_per_cycle::2 16087394 9.09% 76.97% # Number of insts commited each cycle
29 system.cpu.commit.COM:committed_per_cycle::3 14069173 7.95% 84.92% # Number of insts commited each cycle
30 system.cpu.commit.COM:committed_per_cycle::4 7224288 4.08% 89.00% # Number of insts commited each cycle
31 system.cpu.commit.COM:committed_per_cycle::5 2649535 1.50% 90.50% # Number of insts commited each cycle
32 system.cpu.commit.COM:committed_per_cycle::6 3731341 2.11% 92.61% # Number of insts commited each cycle
33 system.cpu.commit.COM:committed_per_cycle::7 1471751 0.83% 93.44% # Number of insts commited each cycle
34 system.cpu.commit.COM:committed_per_cycle::8 11603540 6.56% 100.00% # Number of insts commited each cycle
35 system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
36 system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
37 system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
38 system.cpu.commit.COM:committed_per_cycle::total 176948364 # Number of insts commited each cycle
39 system.cpu.commit.COM:count 278192519 # Number of instructions committed
40 system.cpu.commit.COM:fp_insts 40 # Number of committed floating point instructions.
41 system.cpu.commit.COM:function_calls 0 # Number of function calls committed.
42 system.cpu.commit.COM:int_insts 278186227 # Number of committed integer instructions.
43 system.cpu.commit.COM:loads 90779388 # Number of loads committed
44 system.cpu.commit.COM:membars 0 # Number of memory barriers committed
45 system.cpu.commit.COM:refs 122219139 # Number of memory references committed
46 system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
47 system.cpu.commit.branchMispredicts 3292117 # The number of times a branch was mispredicted
48 system.cpu.commit.commitCommittedInsts 278192519 # The number of committed instructions
49 system.cpu.commit.commitNonSpecStalls 446 # The number of times commit has been forced to stall to communicate backwards
50 system.cpu.commit.commitSquashedInsts 130955012 # The number of squashed insts skipped by commit
51 system.cpu.committedInsts 278192519 # Number of Instructions Simulated
52 system.cpu.committedInsts_total 278192519 # Number of Instructions Simulated
53 system.cpu.cpi 0.709021 # CPI: Cycles Per Instruction
54 system.cpu.cpi_total 0.709021 # CPI: Total CPI of All Threads
55 system.cpu.dcache.ReadReq_accesses 69458873 # number of ReadReq accesses(hits+misses)
56 system.cpu.dcache.ReadReq_avg_miss_latency 6142.707591 # average ReadReq miss latency
57 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 3039.983703 # average ReadReq mshr miss latency
58 system.cpu.dcache.ReadReq_hits 67343989 # number of ReadReq hits
59 system.cpu.dcache.ReadReq_miss_latency 12991114000 # number of ReadReq miss cycles
60 system.cpu.dcache.ReadReq_miss_rate 0.030448 # miss rate for ReadReq accesses
61 system.cpu.dcache.ReadReq_misses 2114884 # number of ReadReq misses
62 system.cpu.dcache.ReadReq_mshr_hits 142693 # number of ReadReq MSHR hits
63 system.cpu.dcache.ReadReq_mshr_miss_latency 5995428500 # number of ReadReq MSHR miss cycles
64 system.cpu.dcache.ReadReq_mshr_miss_rate 0.028394 # mshr miss rate for ReadReq accesses
65 system.cpu.dcache.ReadReq_mshr_misses 1972191 # number of ReadReq MSHR misses
66 system.cpu.dcache.WriteReq_accesses 31439751 # number of WriteReq accesses(hits+misses)
67 system.cpu.dcache.WriteReq_avg_miss_latency 17842.235128 # average WriteReq miss latency
68 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 17696.947420 # average WriteReq mshr miss latency
69 system.cpu.dcache.WriteReq_hits 31210017 # number of WriteReq hits
70 system.cpu.dcache.WriteReq_miss_latency 4098968045 # number of WriteReq miss cycles
71 system.cpu.dcache.WriteReq_miss_rate 0.007307 # miss rate for WriteReq accesses
72 system.cpu.dcache.WriteReq_misses 229734 # number of WriteReq misses
73 system.cpu.dcache.WriteReq_mshr_hits 123609 # number of WriteReq MSHR hits
74 system.cpu.dcache.WriteReq_mshr_miss_latency 1878088545 # number of WriteReq MSHR miss cycles
75 system.cpu.dcache.WriteReq_mshr_miss_rate 0.003376 # mshr miss rate for WriteReq accesses
76 system.cpu.dcache.WriteReq_mshr_misses 106125 # number of WriteReq MSHR misses
77 system.cpu.dcache.avg_blocked_cycles::no_mshrs 3358.823529 # average number of cycles each access was blocked
78 system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
79 system.cpu.dcache.avg_refs 47.420176 # Average number of references to valid blocks.
80 system.cpu.dcache.blocked::no_mshrs 85 # number of cycles access was blocked
81 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
82 system.cpu.dcache.blocked_cycles::no_mshrs 285500 # number of cycles access was blocked
83 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
84 system.cpu.dcache.cache_copies 0 # number of cache copies performed
85 system.cpu.dcache.demand_accesses 100898624 # number of demand (read+write) accesses
86 system.cpu.dcache.demand_avg_miss_latency 7289.068857 # average overall miss latency
87 system.cpu.dcache.demand_avg_mshr_miss_latency 3788.411890 # average overall mshr miss latency
88 system.cpu.dcache.demand_hits 98554006 # number of demand (read+write) hits
89 system.cpu.dcache.demand_miss_latency 17090082045 # number of demand (read+write) miss cycles
90 system.cpu.dcache.demand_miss_rate 0.023237 # miss rate for demand accesses
91 system.cpu.dcache.demand_misses 2344618 # number of demand (read+write) misses
92 system.cpu.dcache.demand_mshr_hits 266302 # number of demand (read+write) MSHR hits
93 system.cpu.dcache.demand_mshr_miss_latency 7873517045 # number of demand (read+write) MSHR miss cycles
94 system.cpu.dcache.demand_mshr_miss_rate 0.020598 # mshr miss rate for demand accesses
95 system.cpu.dcache.demand_mshr_misses 2078316 # number of demand (read+write) MSHR misses
96 system.cpu.dcache.fast_writes 0 # number of fast writes performed
97 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
98 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
99 system.cpu.dcache.occ_%::0 0.994974 # Average percentage of cache occupancy
100 system.cpu.dcache.occ_blocks::0 4075.414607 # Average occupied blocks per context
101 system.cpu.dcache.overall_accesses 100898624 # number of overall (read+write) accesses
102 system.cpu.dcache.overall_avg_miss_latency 7289.068857 # average overall miss latency
103 system.cpu.dcache.overall_avg_mshr_miss_latency 3788.411890 # average overall mshr miss latency
104 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
105 system.cpu.dcache.overall_hits 98554006 # number of overall hits
106 system.cpu.dcache.overall_miss_latency 17090082045 # number of overall miss cycles
107 system.cpu.dcache.overall_miss_rate 0.023237 # miss rate for overall accesses
108 system.cpu.dcache.overall_misses 2344618 # number of overall misses
109 system.cpu.dcache.overall_mshr_hits 266302 # number of overall MSHR hits
110 system.cpu.dcache.overall_mshr_miss_latency 7873517045 # number of overall MSHR miss cycles
111 system.cpu.dcache.overall_mshr_miss_rate 0.020598 # mshr miss rate for overall accesses
112 system.cpu.dcache.overall_mshr_misses 2078316 # number of overall MSHR misses
113 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
114 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
115 system.cpu.dcache.replacements 2074218 # number of replacements
116 system.cpu.dcache.sampled_refs 2078314 # Sample count of references to valid blocks.
117 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
118 system.cpu.dcache.tagsinuse 4075.414607 # Cycle average of tags in use
119 system.cpu.dcache.total_refs 98554015 # Total number of references to valid blocks.
120 system.cpu.dcache.warmup_cycle 40655663000 # Cycle when the warmup percentage was hit.
121 system.cpu.dcache.writebacks 1442059 # number of writebacks
122 system.cpu.decode.DECODE:BlockedCycles 21837286 # Number of cycles decode is blocked
123 system.cpu.decode.DECODE:DecodedInsts 443283148 # Number of instructions handled by decode
124 system.cpu.decode.DECODE:IdleCycles 77587406 # Number of cycles decode is idle
125 system.cpu.decode.DECODE:RunCycles 75762450 # Number of cycles decode is running
126 system.cpu.decode.DECODE:SquashCycles 19022168 # Number of cycles decode is squashing
127 system.cpu.decode.DECODE:UnblockCycles 1761222 # Number of cycles decode is unblocking
128 system.cpu.fetch.Branches 50608102 # Number of branches that fetch encountered
129 system.cpu.fetch.CacheLines 34652495 # Number of cache lines fetched
130 system.cpu.fetch.Cycles 82344495 # Number of cycles fetch has run and was not squashing or blocked
131 system.cpu.fetch.IcacheSquashes 326035 # Number of outstanding Icache misses that were squashed
132 system.cpu.fetch.Insts 259681215 # Number of instructions fetch has processed
133 system.cpu.fetch.MiscStallCycles 35 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
134 system.cpu.fetch.SquashCycles 3883025 # Number of cycles fetch has spent squashing
135 system.cpu.fetch.branchRate 0.256576 # Number of branch fetches per cycle
136 system.cpu.fetch.icacheStallCycles 34652495 # Number of cycles fetch is stalled on an Icache miss
137 system.cpu.fetch.predictedBranches 44152407 # Number of branches that fetch has predicted taken
138 system.cpu.fetch.rate 1.316545 # Number of inst fetches per cycle
139 system.cpu.fetch.rateDist::samples 195970532 # Number of instructions fetched each cycle (Total)
140 system.cpu.fetch.rateDist::mean 2.323843 # Number of instructions fetched each cycle (Total)
141 system.cpu.fetch.rateDist::stdev 3.188074 # Number of instructions fetched each cycle (Total)
142 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
143 system.cpu.fetch.rateDist::0 116145210 59.27% 59.27% # Number of instructions fetched each cycle (Total)
144 system.cpu.fetch.rateDist::1 6750085 3.44% 62.71% # Number of instructions fetched each cycle (Total)
145 system.cpu.fetch.rateDist::2 3016102 1.54% 64.25% # Number of instructions fetched each cycle (Total)
146 system.cpu.fetch.rateDist::3 8362073 4.27% 68.52% # Number of instructions fetched each cycle (Total)
147 system.cpu.fetch.rateDist::4 7646936 3.90% 72.42% # Number of instructions fetched each cycle (Total)
148 system.cpu.fetch.rateDist::5 6348764 3.24% 75.66% # Number of instructions fetched each cycle (Total)
149 system.cpu.fetch.rateDist::6 9080088 4.63% 80.29% # Number of instructions fetched each cycle (Total)
150 system.cpu.fetch.rateDist::7 8246058 4.21% 84.50% # Number of instructions fetched each cycle (Total)
151 system.cpu.fetch.rateDist::8 30375216 15.50% 100.00% # Number of instructions fetched each cycle (Total)
152 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
153 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
154 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
155 system.cpu.fetch.rateDist::total 195970532 # Number of instructions fetched each cycle (Total)
156 system.cpu.fp_regfile_reads 75 # number of floating regfile reads
157 system.cpu.fp_regfile_writes 41 # number of floating regfile writes
158 system.cpu.icache.ReadReq_accesses 34652495 # number of ReadReq accesses(hits+misses)
159 system.cpu.icache.ReadReq_avg_miss_latency 35675.242356 # average ReadReq miss latency
160 system.cpu.icache.ReadReq_avg_mshr_miss_latency 35201.684836 # average ReadReq mshr miss latency
161 system.cpu.icache.ReadReq_hits 34651154 # number of ReadReq hits
162 system.cpu.icache.ReadReq_miss_latency 47840500 # number of ReadReq miss cycles
163 system.cpu.icache.ReadReq_miss_rate 0.000039 # miss rate for ReadReq accesses
164 system.cpu.icache.ReadReq_misses 1341 # number of ReadReq misses
165 system.cpu.icache.ReadReq_mshr_hits 332 # number of ReadReq MSHR hits
166 system.cpu.icache.ReadReq_mshr_miss_latency 35518500 # number of ReadReq MSHR miss cycles
167 system.cpu.icache.ReadReq_mshr_miss_rate 0.000029 # mshr miss rate for ReadReq accesses
168 system.cpu.icache.ReadReq_mshr_misses 1009 # number of ReadReq MSHR misses
169 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
170 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
171 system.cpu.icache.avg_refs 34376.144841 # Average number of references to valid blocks.
172 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
173 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
174 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
175 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
176 system.cpu.icache.cache_copies 0 # number of cache copies performed
177 system.cpu.icache.demand_accesses 34652495 # number of demand (read+write) accesses
178 system.cpu.icache.demand_avg_miss_latency 35675.242356 # average overall miss latency
179 system.cpu.icache.demand_avg_mshr_miss_latency 35201.684836 # average overall mshr miss latency
180 system.cpu.icache.demand_hits 34651154 # number of demand (read+write) hits
181 system.cpu.icache.demand_miss_latency 47840500 # number of demand (read+write) miss cycles
182 system.cpu.icache.demand_miss_rate 0.000039 # miss rate for demand accesses
183 system.cpu.icache.demand_misses 1341 # number of demand (read+write) misses
184 system.cpu.icache.demand_mshr_hits 332 # number of demand (read+write) MSHR hits
185 system.cpu.icache.demand_mshr_miss_latency 35518500 # number of demand (read+write) MSHR miss cycles
186 system.cpu.icache.demand_mshr_miss_rate 0.000029 # mshr miss rate for demand accesses
187 system.cpu.icache.demand_mshr_misses 1009 # number of demand (read+write) MSHR misses
188 system.cpu.icache.fast_writes 0 # number of fast writes performed
189 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
190 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
191 system.cpu.icache.occ_%::0 0.392466 # Average percentage of cache occupancy
192 system.cpu.icache.occ_blocks::0 803.770978 # Average occupied blocks per context
193 system.cpu.icache.overall_accesses 34652495 # number of overall (read+write) accesses
194 system.cpu.icache.overall_avg_miss_latency 35675.242356 # average overall miss latency
195 system.cpu.icache.overall_avg_mshr_miss_latency 35201.684836 # average overall mshr miss latency
196 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
197 system.cpu.icache.overall_hits 34651154 # number of overall hits
198 system.cpu.icache.overall_miss_latency 47840500 # number of overall miss cycles
199 system.cpu.icache.overall_miss_rate 0.000039 # miss rate for overall accesses
200 system.cpu.icache.overall_misses 1341 # number of overall misses
201 system.cpu.icache.overall_mshr_hits 332 # number of overall MSHR hits
202 system.cpu.icache.overall_mshr_miss_latency 35518500 # number of overall MSHR miss cycles
203 system.cpu.icache.overall_mshr_miss_rate 0.000029 # mshr miss rate for overall accesses
204 system.cpu.icache.overall_mshr_misses 1009 # number of overall MSHR misses
205 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
206 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
207 system.cpu.icache.replacements 60 # number of replacements
208 system.cpu.icache.sampled_refs 1008 # Sample count of references to valid blocks.
209 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
210 system.cpu.icache.tagsinuse 803.770978 # Cycle average of tags in use
211 system.cpu.icache.total_refs 34651154 # Total number of references to valid blocks.
212 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
213 system.cpu.icache.writebacks 0 # number of writebacks
214 system.cpu.idleCycles 1273897 # Total number of cycles that the CPU has spent unscheduled due to idling
215 system.cpu.iew.EXEC:branches 33755681 # Number of branches executed
216 system.cpu.iew.EXEC:nop 0 # number of nop insts executed
217 system.cpu.iew.EXEC:rate 1.719732 # Inst execution rate
218 system.cpu.iew.EXEC:refs 143271490 # number of memory reference insts executed
219 system.cpu.iew.EXEC:stores 33964004 # Number of stores executed
220 system.cpu.iew.EXEC:swp 0 # number of swp insts executed
221 system.cpu.iew.WB:consumers 356152066 # num instructions consuming a value
222 system.cpu.iew.WB:count 334303723 # cumulative count of insts written-back
223 system.cpu.iew.WB:fanout 0.713943 # average fanout of values written-back
224 system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
225 system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
226 system.cpu.iew.WB:producers 254272214 # num instructions producing a value
227 system.cpu.iew.WB:rate 1.694870 # insts written-back per cycle
228 system.cpu.iew.WB:sent 336664522 # cumulative count of insts sent to commit
229 system.cpu.iew.branchMispredicts 3987132 # Number of branch mispredicts detected at execute
230 system.cpu.iew.iewBlockCycles 754395 # Number of cycles IEW is blocking
231 system.cpu.iew.iewDispLoadInsts 138835558 # Number of dispatched load instructions
232 system.cpu.iew.iewDispNonSpecInsts 465 # Number of dispatched non-speculative instructions
233 system.cpu.iew.iewDispSquashedInsts 663120 # Number of squashed instructions skipped by dispatch
234 system.cpu.iew.iewDispStoreInsts 42750154 # Number of dispatched store instructions
235 system.cpu.iew.iewDispatchedInsts 409142439 # Number of instructions dispatched to IQ
236 system.cpu.iew.iewExecLoadInsts 109307486 # Number of load instructions executed
237 system.cpu.iew.iewExecSquashedInsts 6572046 # Number of squashed instructions skipped in execute
238 system.cpu.iew.iewExecutedInsts 339207523 # Number of executed instructions
239 system.cpu.iew.iewIQFullEvents 2275 # Number of times the IQ has become full, causing a stall
240 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
241 system.cpu.iew.iewLSQFullEvents 78833 # Number of times the LSQ has become full, causing a stall
242 system.cpu.iew.iewSquashCycles 19022168 # Number of cycles IEW is squashing
243 system.cpu.iew.iewUnblockCycles 104797 # Number of cycles IEW is unblocking
244 system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
245 system.cpu.iew.lsq.thread.0.cacheBlocked 14565 # Number of times an access to memory failed due to the cache being blocked
246 system.cpu.iew.lsq.thread.0.forwLoads 39666706 # Number of loads that had data forwarded from stores
247 system.cpu.iew.lsq.thread.0.ignoredResponses 30063 # Number of memory responses ignored because the instruction is squashed
248 system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
249 system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
250 system.cpu.iew.lsq.thread.0.memOrderViolation 1469253 # Number of memory ordering violations
251 system.cpu.iew.lsq.thread.0.rescheduledLoads 2742 # Number of loads that were rescheduled
252 system.cpu.iew.lsq.thread.0.squashedLoads 48056170 # Number of loads squashed
253 system.cpu.iew.lsq.thread.0.squashedStores 11310403 # Number of stores squashed
254 system.cpu.iew.memOrderViolationEvents 1469253 # Number of memory order violations
255 system.cpu.iew.predictedNotTakenIncorrect 865481 # Number of branches that were predicted not taken incorrectly
256 system.cpu.iew.predictedTakenIncorrect 3121651 # Number of branches that were predicted taken incorrectly
257 system.cpu.int_regfile_reads 577634708 # number of integer regfile reads
258 system.cpu.int_regfile_writes 302216415 # number of integer regfile writes
259 system.cpu.ipc 1.410395 # IPC: Instructions Per Cycle
260 system.cpu.ipc_total 1.410395 # IPC: Total IPC of All Threads
261 system.cpu.iq.ISSUE:FU_type_0::No_OpClass 16702 0.00% 0.00% # Type of FU issued
262 system.cpu.iq.ISSUE:FU_type_0::IntAlu 200471700 57.98% 57.98% # Type of FU issued
263 system.cpu.iq.ISSUE:FU_type_0::IntMult 0 0.00% 57.98% # Type of FU issued
264 system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 57.98% # Type of FU issued
265 system.cpu.iq.ISSUE:FU_type_0::FloatAdd 15 0.00% 57.98% # Type of FU issued
266 system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 57.98% # Type of FU issued
267 system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 57.98% # Type of FU issued
268 system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 57.98% # Type of FU issued
269 system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 57.98% # Type of FU issued
270 system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 57.98% # Type of FU issued
271 system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 57.98% # Type of FU issued
272 system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 57.98% # Type of FU issued
273 system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 57.98% # Type of FU issued
274 system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 57.98% # Type of FU issued
275 system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 57.98% # Type of FU issued
276 system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 57.98% # Type of FU issued
277 system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 57.98% # Type of FU issued
278 system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 57.98% # Type of FU issued
279 system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 57.98% # Type of FU issued
280 system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 57.98% # Type of FU issued
281 system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 57.98% # Type of FU issued
282 system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 57.98% # Type of FU issued
283 system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 57.98% # Type of FU issued
284 system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 57.98% # Type of FU issued
285 system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 57.98% # Type of FU issued
286 system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 57.98% # Type of FU issued
287 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 57.98% # Type of FU issued
288 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 57.98% # Type of FU issued
289 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 57.98% # Type of FU issued
290 system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 57.98% # Type of FU issued
291 system.cpu.iq.ISSUE:FU_type_0::MemRead 110857049 32.06% 90.04% # Type of FU issued
292 system.cpu.iq.ISSUE:FU_type_0::MemWrite 34434103 9.96% 100.00% # Type of FU issued
293 system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
294 system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
295 system.cpu.iq.ISSUE:FU_type_0::total 345779569 # Type of FU issued
296 system.cpu.iq.ISSUE:fu_busy_cnt 4109732 # FU busy when requested
297 system.cpu.iq.ISSUE:fu_busy_rate 0.011885 # FU busy rate (busy events/executed inst)
298 system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
299 system.cpu.iq.ISSUE:fu_full::IntAlu 26819 0.65% 0.65% # attempts to use FU when none available
300 system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 0.65% # attempts to use FU when none available
301 system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.65% # attempts to use FU when none available
302 system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 0.65% # attempts to use FU when none available
303 system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 0.65% # attempts to use FU when none available
304 system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 0.65% # attempts to use FU when none available
305 system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 0.65% # attempts to use FU when none available
306 system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 0.65% # attempts to use FU when none available
307 system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 0.65% # attempts to use FU when none available
308 system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 0.65% # attempts to use FU when none available
309 system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 0.65% # attempts to use FU when none available
310 system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 0.65% # attempts to use FU when none available
311 system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 0.65% # attempts to use FU when none available
312 system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 0.65% # attempts to use FU when none available
313 system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 0.65% # attempts to use FU when none available
314 system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 0.65% # attempts to use FU when none available
315 system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 0.65% # attempts to use FU when none available
316 system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 0.65% # attempts to use FU when none available
317 system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 0.65% # attempts to use FU when none available
318 system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 0.65% # attempts to use FU when none available
319 system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 0.65% # attempts to use FU when none available
320 system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 0.65% # attempts to use FU when none available
321 system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 0.65% # attempts to use FU when none available
322 system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 0.65% # attempts to use FU when none available
323 system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 0.65% # attempts to use FU when none available
324 system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 0.65% # attempts to use FU when none available
325 system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 0.65% # attempts to use FU when none available
326 system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 0.65% # attempts to use FU when none available
327 system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 0.65% # attempts to use FU when none available
328 system.cpu.iq.ISSUE:fu_full::MemRead 3817756 92.90% 93.55% # attempts to use FU when none available
329 system.cpu.iq.ISSUE:fu_full::MemWrite 265157 6.45% 100.00% # attempts to use FU when none available
330 system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
331 system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
332 system.cpu.iq.ISSUE:issued_per_cycle::samples 195970532 # Number of insts issued each cycle
333 system.cpu.iq.ISSUE:issued_per_cycle::mean 1.764447 # Number of insts issued each cycle
334 system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.745109 # Number of insts issued each cycle
335 system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
336 system.cpu.iq.ISSUE:issued_per_cycle::0 63955785 32.64% 32.64% # Number of insts issued each cycle
337 system.cpu.iq.ISSUE:issued_per_cycle::1 38956843 19.88% 52.51% # Number of insts issued each cycle
338 system.cpu.iq.ISSUE:issued_per_cycle::2 30997952 15.82% 68.33% # Number of insts issued each cycle
339 system.cpu.iq.ISSUE:issued_per_cycle::3 27554899 14.06% 82.39% # Number of insts issued each cycle
340 system.cpu.iq.ISSUE:issued_per_cycle::4 19728653 10.07% 92.46% # Number of insts issued each cycle
341 system.cpu.iq.ISSUE:issued_per_cycle::5 8783605 4.48% 96.94% # Number of insts issued each cycle
342 system.cpu.iq.ISSUE:issued_per_cycle::6 3191043 1.63% 98.57% # Number of insts issued each cycle
343 system.cpu.iq.ISSUE:issued_per_cycle::7 2230786 1.14% 99.71% # Number of insts issued each cycle
344 system.cpu.iq.ISSUE:issued_per_cycle::8 570966 0.29% 100.00% # Number of insts issued each cycle
345 system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
346 system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
347 system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
348 system.cpu.iq.ISSUE:issued_per_cycle::total 195970532 # Number of insts issued each cycle
349 system.cpu.iq.ISSUE:rate 1.753051 # Inst issue rate
350 system.cpu.iq.fp_alu_accesses 110 # Number of floating point alu accesses
351 system.cpu.iq.fp_inst_queue_reads 224 # Number of floating instruction queue reads
352 system.cpu.iq.fp_inst_queue_wakeup_accesses 83 # Number of floating instruction queue wakeup accesses
353 system.cpu.iq.fp_inst_queue_writes 263 # Number of floating instruction queue writes
354 system.cpu.iq.int_alu_accesses 349872489 # Number of integer alu accesses
355 system.cpu.iq.int_inst_queue_reads 891669703 # Number of integer instruction queue reads
356 system.cpu.iq.int_inst_queue_wakeup_accesses 334303640 # Number of integer instruction queue wakeup accesses
357 system.cpu.iq.int_inst_queue_writes 540919004 # Number of integer instruction queue writes
358 system.cpu.iq.iqInstsAdded 409141974 # Number of instructions added to the IQ (excludes non-spec)
359 system.cpu.iq.iqInstsIssued 345779569 # Number of instructions issued
360 system.cpu.iq.iqNonSpecInstsAdded 465 # Number of non-speculative instructions added to the IQ
361 system.cpu.iq.iqSquashedInstsExamined 130872312 # Number of squashed instructions iterated over during squash; mainly for profiling
362 system.cpu.iq.iqSquashedInstsIssued 30525 # Number of squashed instructions issued
363 system.cpu.iq.iqSquashedNonSpecRemoved 19 # Number of squashed non-spec instructions that were removed
364 system.cpu.iq.iqSquashedOperandsExamined 221868127 # Number of squashed operands that are examined and possibly removed from graph
365 system.cpu.l2cache.ReadExReq_accesses 106126 # number of ReadExReq accesses(hits+misses)
366 system.cpu.l2cache.ReadExReq_avg_miss_latency 34139.167845 # average ReadExReq miss latency
367 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31050.412541 # average ReadExReq mshr miss latency
368 system.cpu.l2cache.ReadExReq_hits 63706 # number of ReadExReq hits
369 system.cpu.l2cache.ReadExReq_miss_latency 1448183500 # number of ReadExReq miss cycles
370 system.cpu.l2cache.ReadExReq_miss_rate 0.399714 # miss rate for ReadExReq accesses
371 system.cpu.l2cache.ReadExReq_misses 42420 # number of ReadExReq misses
372 system.cpu.l2cache.ReadExReq_mshr_miss_latency 1317158500 # number of ReadExReq MSHR miss cycles
373 system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.399714 # mshr miss rate for ReadExReq accesses
374 system.cpu.l2cache.ReadExReq_mshr_misses 42420 # number of ReadExReq MSHR misses
375 system.cpu.l2cache.ReadReq_accesses 1973197 # number of ReadReq accesses(hits+misses)
376 system.cpu.l2cache.ReadReq_avg_miss_latency 34279.521718 # average ReadReq miss latency
377 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31013.978995 # average ReadReq mshr miss latency
378 system.cpu.l2cache.ReadReq_hits 1938824 # number of ReadReq hits
379 system.cpu.l2cache.ReadReq_miss_latency 1178290000 # number of ReadReq miss cycles
380 system.cpu.l2cache.ReadReq_miss_rate 0.017420 # miss rate for ReadReq accesses
381 system.cpu.l2cache.ReadReq_misses 34373 # number of ReadReq misses
382 system.cpu.l2cache.ReadReq_mshr_miss_latency 1066043500 # number of ReadReq MSHR miss cycles
383 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.017420 # mshr miss rate for ReadReq accesses
384 system.cpu.l2cache.ReadReq_mshr_misses 34373 # number of ReadReq MSHR misses
385 system.cpu.l2cache.UpgradeReq_accesses 1 # number of UpgradeReq accesses(hits+misses)
386 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency
387 system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
388 system.cpu.l2cache.UpgradeReq_misses 1 # number of UpgradeReq misses
389 system.cpu.l2cache.UpgradeReq_mshr_miss_latency 31000 # number of UpgradeReq MSHR miss cycles
390 system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
391 system.cpu.l2cache.UpgradeReq_mshr_misses 1 # number of UpgradeReq MSHR misses
392 system.cpu.l2cache.Writeback_accesses 1442058 # number of Writeback accesses(hits+misses)
393 system.cpu.l2cache.Writeback_hits 1442058 # number of Writeback hits
394 system.cpu.l2cache.avg_blocked_cycles::no_mshrs 2176.470588 # average number of cycles each access was blocked
395 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
396 system.cpu.l2cache.avg_refs 42.835533 # Average number of references to valid blocks.
397 system.cpu.l2cache.blocked::no_mshrs 17 # number of cycles access was blocked
398 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
399 system.cpu.l2cache.blocked_cycles::no_mshrs 37000 # number of cycles access was blocked
400 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
401 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
402 system.cpu.l2cache.demand_accesses 2079323 # number of demand (read+write) accesses
403 system.cpu.l2cache.demand_avg_miss_latency 34201.991067 # average overall miss latency
404 system.cpu.l2cache.demand_avg_mshr_miss_latency 31034.104671 # average overall mshr miss latency
405 system.cpu.l2cache.demand_hits 2002530 # number of demand (read+write) hits
406 system.cpu.l2cache.demand_miss_latency 2626473500 # number of demand (read+write) miss cycles
407 system.cpu.l2cache.demand_miss_rate 0.036932 # miss rate for demand accesses
408 system.cpu.l2cache.demand_misses 76793 # number of demand (read+write) misses
409 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
410 system.cpu.l2cache.demand_mshr_miss_latency 2383202000 # number of demand (read+write) MSHR miss cycles
411 system.cpu.l2cache.demand_mshr_miss_rate 0.036932 # mshr miss rate for demand accesses
412 system.cpu.l2cache.demand_mshr_misses 76793 # number of demand (read+write) MSHR misses
413 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
414 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
415 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
416 system.cpu.l2cache.occ_%::0 0.185144 # Average percentage of cache occupancy
417 system.cpu.l2cache.occ_%::1 0.337522 # Average percentage of cache occupancy
418 system.cpu.l2cache.occ_blocks::0 6066.784489 # Average occupied blocks per context
419 system.cpu.l2cache.occ_blocks::1 11059.931141 # Average occupied blocks per context
420 system.cpu.l2cache.overall_accesses 2079323 # number of overall (read+write) accesses
421 system.cpu.l2cache.overall_avg_miss_latency 34201.991067 # average overall miss latency
422 system.cpu.l2cache.overall_avg_mshr_miss_latency 31034.104671 # average overall mshr miss latency
423 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
424 system.cpu.l2cache.overall_hits 2002530 # number of overall hits
425 system.cpu.l2cache.overall_miss_latency 2626473500 # number of overall miss cycles
426 system.cpu.l2cache.overall_miss_rate 0.036932 # miss rate for overall accesses
427 system.cpu.l2cache.overall_misses 76793 # number of overall misses
428 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
429 system.cpu.l2cache.overall_mshr_miss_latency 2383202000 # number of overall MSHR miss cycles
430 system.cpu.l2cache.overall_mshr_miss_rate 0.036932 # mshr miss rate for overall accesses
431 system.cpu.l2cache.overall_mshr_misses 76793 # number of overall MSHR misses
432 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
433 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
434 system.cpu.l2cache.replacements 49342 # number of replacements
435 system.cpu.l2cache.sampled_refs 77347 # Sample count of references to valid blocks.
436 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
437 system.cpu.l2cache.tagsinuse 17126.715630 # Cycle average of tags in use
438 system.cpu.l2cache.total_refs 3313200 # Total number of references to valid blocks.
439 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
440 system.cpu.l2cache.writebacks 29450 # number of writebacks
441 system.cpu.memDep0.conflictingLoads 87882428 # Number of conflicting loads.
442 system.cpu.memDep0.conflictingStores 16100005 # Number of conflicting stores.
443 system.cpu.memDep0.insertedLoads 138835558 # Number of loads inserted to the mem dependence unit.
444 system.cpu.memDep0.insertedStores 42750154 # Number of stores inserted to the mem dependence unit.
445 system.cpu.misc_regfile_reads 218323859 # number of misc regfile reads
446 system.cpu.numCycles 197244429 # number of cpu cycles simulated
447 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
448 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
449 system.cpu.rename.RENAME:BlockCycles 6557218 # Number of cycles rename is blocking
450 system.cpu.rename.RENAME:CommittedMaps 248344192 # Number of HB maps that are committed
451 system.cpu.rename.RENAME:IQFullEvents 228138 # Number of times rename has blocked due to IQ full
452 system.cpu.rename.RENAME:IdleCycles 83203716 # Number of cycles rename is idle
453 system.cpu.rename.RENAME:LSQFullEvents 14824029 # Number of times rename has blocked due to LSQ full
454 system.cpu.rename.RENAME:ROBFullEvents 13 # Number of times rename has blocked due to ROB full
455 system.cpu.rename.RENAME:RenameLookups 1059543178 # Number of register rename lookups that rename has made
456 system.cpu.rename.RENAME:RenamedInsts 431467970 # Number of instructions processed by rename
457 system.cpu.rename.RENAME:RenamedOperands 388798641 # Number of destination operands rename has renamed
458 system.cpu.rename.RENAME:RunCycles 71280917 # Number of cycles rename is running
459 system.cpu.rename.RENAME:SquashCycles 19022168 # Number of cycles rename is squashing
460 system.cpu.rename.RENAME:UnblockCycles 15900092 # Number of cycles rename is unblocking
461 system.cpu.rename.RENAME:UndoneMaps 140454449 # Number of HB maps that are undone due to squashing
462 system.cpu.rename.RENAME:fp_rename_lookups 574 # Number of floating rename lookups
463 system.cpu.rename.RENAME:int_rename_lookups 1059542604 # Number of integer rename lookups
464 system.cpu.rename.RENAME:serializeStallCycles 6421 # count of cycles rename stalled for serializing inst
465 system.cpu.rename.RENAME:serializingInsts 469 # count of serializing insts renamed
466 system.cpu.rename.RENAME:skidInsts 38067869 # count of insts added to the skid buffer
467 system.cpu.rename.RENAME:tempSerializingInsts 463 # count of temporary serializing insts renamed
468 system.cpu.rob.rob_reads 574492355 # The number of ROB reads
469 system.cpu.rob.rob_writes 837321831 # The number of ROB writes
470 system.cpu.timesIdled 40675 # Number of times that the entire CPU went into an idle state and unscheduled itself
471 system.cpu.workload.PROG:num_syscalls 444 # Number of system calls
473 ---------- End Simulation Statistics ----------
projects / gem5.git / blob