2 ---------- Begin Simulation Statistics ----------
3 host_inst_rate 205513 # Simulator instruction rate (inst/s)
4 host_mem_usage 367352 # Number of bytes of host memory used
5 host_seconds 1353.65 # Real time elapsed on the host
6 host_tick_rate 101468739 # Simulator tick rate (ticks/s)
7 sim_freq 1000000000000 # Frequency of simulated ticks
8 sim_insts 278192519 # Number of instructions simulated
9 sim_seconds 0.137353 # Number of seconds simulated
10 sim_ticks 137353348000 # Number of ticks simulated
11 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
12 system.cpu.BPredUnit.BTBHits 43044448 # Number of BTB hits
13 system.cpu.BPredUnit.BTBLookups 43605632 # Number of BTB lookups
14 system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
15 system.cpu.BPredUnit.condIncorrect 4328985 # Number of conditional branches incorrect
16 system.cpu.BPredUnit.condPredicted 43605708 # Number of conditional branches predicted
17 system.cpu.BPredUnit.lookups 43605708 # Number of BP lookups
18 system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
19 system.cpu.commit.COM:branches 29309710 # Number of branches committed
20 system.cpu.commit.COM:bw_lim_events 2295915 # number cycles where commit BW limit reached
21 system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
22 system.cpu.commit.COM:committed_per_cycle::samples 264042401 # Number of insts commited each cycle
23 system.cpu.commit.COM:committed_per_cycle::mean 1.053590 # Number of insts commited each cycle
24 system.cpu.commit.COM:committed_per_cycle::stdev 1.542507 # Number of insts commited each cycle
25 system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
26 system.cpu.commit.COM:committed_per_cycle::0 131063071 49.64% 49.64% # Number of insts commited each cycle
27 system.cpu.commit.COM:committed_per_cycle::1 68068160 25.78% 75.42% # Number of insts commited each cycle
28 system.cpu.commit.COM:committed_per_cycle::2 28810036 10.91% 86.33% # Number of insts commited each cycle
29 system.cpu.commit.COM:committed_per_cycle::3 19729094 7.47% 93.80% # Number of insts commited each cycle
30 system.cpu.commit.COM:committed_per_cycle::4 3997193 1.51% 95.31% # Number of insts commited each cycle
31 system.cpu.commit.COM:committed_per_cycle::5 3201909 1.21% 96.53% # Number of insts commited each cycle
32 system.cpu.commit.COM:committed_per_cycle::6 5187793 1.96% 98.49% # Number of insts commited each cycle
33 system.cpu.commit.COM:committed_per_cycle::7 1689230 0.64% 99.13% # Number of insts commited each cycle
34 system.cpu.commit.COM:committed_per_cycle::8 2295915 0.87% 100.00% # Number of insts commited each cycle
35 system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
36 system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
37 system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
38 system.cpu.commit.COM:committed_per_cycle::total 264042401 # Number of insts commited each cycle
39 system.cpu.commit.COM:count 278192519 # Number of instructions committed
40 system.cpu.commit.COM:fp_insts 40 # Number of committed floating point instructions.
41 system.cpu.commit.COM:function_calls 0 # Number of function calls committed.
42 system.cpu.commit.COM:int_insts 278186227 # Number of committed integer instructions.
43 system.cpu.commit.COM:loads 90779388 # Number of loads committed
44 system.cpu.commit.COM:membars 0 # Number of memory barriers committed
45 system.cpu.commit.COM:refs 122219139 # Number of memory references committed
46 system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
47 system.cpu.commit.branchMispredicts 4328993 # The number of times a branch was mispredicted
48 system.cpu.commit.commitCommittedInsts 278192519 # The number of committed instructions
49 system.cpu.commit.commitNonSpecStalls 446 # The number of times commit has been forced to stall to communicate backwards
50 system.cpu.commit.commitSquashedInsts 61447181 # The number of squashed insts skipped by commit
51 system.cpu.committedInsts 278192519 # Number of Instructions Simulated
52 system.cpu.committedInsts_total 278192519 # Number of Instructions Simulated
53 system.cpu.cpi 0.987470 # CPI: Cycles Per Instruction
54 system.cpu.cpi_total 0.987470 # CPI: Total CPI of All Threads
55 system.cpu.dcache.ReadReq_accesses 78473515 # number of ReadReq accesses(hits+misses)
56 system.cpu.dcache.ReadReq_avg_miss_latency 5892.080019 # average ReadReq miss latency
57 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2802.465298 # average ReadReq mshr miss latency
58 system.cpu.dcache.ReadReq_hits 76426591 # number of ReadReq hits
59 system.cpu.dcache.ReadReq_miss_latency 12060640000 # number of ReadReq miss cycles
60 system.cpu.dcache.ReadReq_miss_rate 0.026084 # miss rate for ReadReq accesses
61 system.cpu.dcache.ReadReq_misses 2046924 # number of ReadReq misses
62 system.cpu.dcache.ReadReq_mshr_hits 76655 # number of ReadReq MSHR hits
63 system.cpu.dcache.ReadReq_mshr_miss_latency 5521610500 # number of ReadReq MSHR miss cycles
64 system.cpu.dcache.ReadReq_mshr_miss_rate 0.025107 # mshr miss rate for ReadReq accesses
65 system.cpu.dcache.ReadReq_mshr_misses 1970269 # number of ReadReq MSHR misses
66 system.cpu.dcache.WriteReq_accesses 31439751 # number of WriteReq accesses(hits+misses)
67 system.cpu.dcache.WriteReq_avg_miss_latency 21791.452056 # average WriteReq miss latency
68 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 16914.293943 # average WriteReq mshr miss latency
69 system.cpu.dcache.WriteReq_hits 31282890 # number of WriteReq hits
70 system.cpu.dcache.WriteReq_miss_latency 3418228961 # number of WriteReq miss cycles
71 system.cpu.dcache.WriteReq_miss_rate 0.004989 # miss rate for WriteReq accesses
72 system.cpu.dcache.WriteReq_misses 156861 # number of WriteReq misses
73 system.cpu.dcache.WriteReq_mshr_hits 50497 # number of WriteReq MSHR hits
74 system.cpu.dcache.WriteReq_mshr_miss_latency 1799071961 # number of WriteReq MSHR miss cycles
75 system.cpu.dcache.WriteReq_mshr_miss_rate 0.003383 # mshr miss rate for WriteReq accesses
76 system.cpu.dcache.WriteReq_mshr_misses 106364 # number of WriteReq MSHR misses
77 system.cpu.dcache.avg_blocked_cycles::no_mshrs 3035.211268 # average number of cycles each access was blocked
78 system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
79 system.cpu.dcache.avg_refs 51.867365 # Average number of references to valid blocks.
80 system.cpu.dcache.blocked::no_mshrs 71 # number of cycles access was blocked
81 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
82 system.cpu.dcache.blocked_cycles::no_mshrs 215500 # number of cycles access was blocked
83 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
84 system.cpu.dcache.cache_copies 0 # number of cache copies performed
85 system.cpu.dcache.demand_accesses 109913266 # number of demand (read+write) accesses
86 system.cpu.dcache.demand_avg_miss_latency 7023.765459 # average overall miss latency
87 system.cpu.dcache.demand_avg_mshr_miss_latency 3525.265399 # average overall mshr miss latency
88 system.cpu.dcache.demand_hits 107709481 # number of demand (read+write) hits
89 system.cpu.dcache.demand_miss_latency 15478868961 # number of demand (read+write) miss cycles
90 system.cpu.dcache.demand_miss_rate 0.020050 # miss rate for demand accesses
91 system.cpu.dcache.demand_misses 2203785 # number of demand (read+write) misses
92 system.cpu.dcache.demand_mshr_hits 127152 # number of demand (read+write) MSHR hits
93 system.cpu.dcache.demand_mshr_miss_latency 7320682461 # number of demand (read+write) MSHR miss cycles
94 system.cpu.dcache.demand_mshr_miss_rate 0.018893 # mshr miss rate for demand accesses
95 system.cpu.dcache.demand_mshr_misses 2076633 # number of demand (read+write) MSHR misses
96 system.cpu.dcache.fast_writes 0 # number of fast writes performed
97 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
98 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
99 system.cpu.dcache.occ_%::0 0.994785 # Average percentage of cache occupancy
100 system.cpu.dcache.occ_blocks::0 4074.637859 # Average occupied blocks per context
101 system.cpu.dcache.overall_accesses 109913266 # number of overall (read+write) accesses
102 system.cpu.dcache.overall_avg_miss_latency 7023.765459 # average overall miss latency
103 system.cpu.dcache.overall_avg_mshr_miss_latency 3525.265399 # average overall mshr miss latency
104 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
105 system.cpu.dcache.overall_hits 107709481 # number of overall hits
106 system.cpu.dcache.overall_miss_latency 15478868961 # number of overall miss cycles
107 system.cpu.dcache.overall_miss_rate 0.020050 # miss rate for overall accesses
108 system.cpu.dcache.overall_misses 2203785 # number of overall misses
109 system.cpu.dcache.overall_mshr_hits 127152 # number of overall MSHR hits
110 system.cpu.dcache.overall_mshr_miss_latency 7320682461 # number of overall MSHR miss cycles
111 system.cpu.dcache.overall_mshr_miss_rate 0.018893 # mshr miss rate for overall accesses
112 system.cpu.dcache.overall_mshr_misses 2076633 # number of overall MSHR misses
113 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
114 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
115 system.cpu.dcache.replacements 2072537 # number of replacements
116 system.cpu.dcache.sampled_refs 2076633 # Sample count of references to valid blocks.
117 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
118 system.cpu.dcache.tagsinuse 4074.637859 # Cycle average of tags in use
119 system.cpu.dcache.total_refs 107709481 # Total number of references to valid blocks.
120 system.cpu.dcache.warmup_cycle 54571641000 # Cycle when the warmup percentage was hit.
121 system.cpu.dcache.writebacks 1440067 # number of writebacks
122 system.cpu.decode.DECODE:BlockedCycles 1078320 # Number of cycles decode is blocked
123 system.cpu.decode.DECODE:DecodedInsts 365035506 # Number of instructions handled by decode
124 system.cpu.decode.DECODE:IdleCycles 68035567 # Number of cycles decode is idle
125 system.cpu.decode.DECODE:RunCycles 194761019 # Number of cycles decode is running
126 system.cpu.decode.DECODE:SquashCycles 10324266 # Number of cycles decode is squashing
127 system.cpu.decode.DECODE:UnblockCycles 167495 # Number of cycles decode is unblocking
128 system.cpu.fetch.Branches 43605708 # Number of branches that fetch encountered
129 system.cpu.fetch.CacheLines 29060081 # Number of cache lines fetched
130 system.cpu.fetch.Cycles 205057262 # Number of cycles fetch has run and was not squashing or blocked
131 system.cpu.fetch.IcacheSquashes 469074 # Number of outstanding Icache misses that were squashed
132 system.cpu.fetch.Insts 209709437 # Number of instructions fetch has processed
133 system.cpu.fetch.MiscStallCycles 11 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
134 system.cpu.fetch.SquashCycles 4648806 # Number of cycles fetch has spent squashing
135 system.cpu.fetch.branchRate 0.158736 # Number of branch fetches per cycle
136 system.cpu.fetch.icacheStallCycles 29060081 # Number of cycles fetch is stalled on an Icache miss
137 system.cpu.fetch.predictedBranches 43044448 # Number of branches that fetch has predicted taken
138 system.cpu.fetch.rate 0.763394 # Number of inst fetches per cycle
139 system.cpu.fetch.rateDist::samples 274366667 # Number of instructions fetched each cycle (Total)
140 system.cpu.fetch.rateDist::mean 1.362439 # Number of instructions fetched each cycle (Total)
141 system.cpu.fetch.rateDist::stdev 1.220161 # Number of instructions fetched each cycle (Total)
142 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
143 system.cpu.fetch.rateDist::0 75544313 27.53% 27.53% # Number of instructions fetched each cycle (Total)
144 system.cpu.fetch.rateDist::1 99907030 36.41% 63.95% # Number of instructions fetched each cycle (Total)
145 system.cpu.fetch.rateDist::2 38310109 13.96% 77.91% # Number of instructions fetched each cycle (Total)
146 system.cpu.fetch.rateDist::3 50324165 18.34% 96.25% # Number of instructions fetched each cycle (Total)
147 system.cpu.fetch.rateDist::4 5339949 1.95% 98.20% # Number of instructions fetched each cycle (Total)
148 system.cpu.fetch.rateDist::5 4719664 1.72% 99.92% # Number of instructions fetched each cycle (Total)
149 system.cpu.fetch.rateDist::6 210294 0.08% 100.00% # Number of instructions fetched each cycle (Total)
150 system.cpu.fetch.rateDist::7 928 0.00% 100.00% # Number of instructions fetched each cycle (Total)
151 system.cpu.fetch.rateDist::8 10215 0.00% 100.00% # Number of instructions fetched each cycle (Total)
152 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
153 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
154 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
155 system.cpu.fetch.rateDist::total 274366667 # Number of instructions fetched each cycle (Total)
156 system.cpu.fp_regfile_reads 46 # number of floating regfile reads
157 system.cpu.fp_regfile_writes 32 # number of floating regfile writes
158 system.cpu.icache.ReadReq_accesses 29060081 # number of ReadReq accesses(hits+misses)
159 system.cpu.icache.ReadReq_avg_miss_latency 37083.333333 # average ReadReq miss latency
160 system.cpu.icache.ReadReq_avg_mshr_miss_latency 35353.296703 # average ReadReq mshr miss latency
161 system.cpu.icache.ReadReq_hits 29059007 # number of ReadReq hits
162 system.cpu.icache.ReadReq_miss_latency 39827500 # number of ReadReq miss cycles
163 system.cpu.icache.ReadReq_miss_rate 0.000037 # miss rate for ReadReq accesses
164 system.cpu.icache.ReadReq_misses 1074 # number of ReadReq misses
165 system.cpu.icache.ReadReq_mshr_hits 164 # number of ReadReq MSHR hits
166 system.cpu.icache.ReadReq_mshr_miss_latency 32171500 # number of ReadReq MSHR miss cycles
167 system.cpu.icache.ReadReq_mshr_miss_rate 0.000031 # mshr miss rate for ReadReq accesses
168 system.cpu.icache.ReadReq_mshr_misses 910 # number of ReadReq MSHR misses
169 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
170 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
171 system.cpu.icache.avg_refs 31932.974725 # Average number of references to valid blocks.
172 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
173 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
174 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
175 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
176 system.cpu.icache.cache_copies 0 # number of cache copies performed
177 system.cpu.icache.demand_accesses 29060081 # number of demand (read+write) accesses
178 system.cpu.icache.demand_avg_miss_latency 37083.333333 # average overall miss latency
179 system.cpu.icache.demand_avg_mshr_miss_latency 35353.296703 # average overall mshr miss latency
180 system.cpu.icache.demand_hits 29059007 # number of demand (read+write) hits
181 system.cpu.icache.demand_miss_latency 39827500 # number of demand (read+write) miss cycles
182 system.cpu.icache.demand_miss_rate 0.000037 # miss rate for demand accesses
183 system.cpu.icache.demand_misses 1074 # number of demand (read+write) misses
184 system.cpu.icache.demand_mshr_hits 164 # number of demand (read+write) MSHR hits
185 system.cpu.icache.demand_mshr_miss_latency 32171500 # number of demand (read+write) MSHR miss cycles
186 system.cpu.icache.demand_mshr_miss_rate 0.000031 # mshr miss rate for demand accesses
187 system.cpu.icache.demand_mshr_misses 910 # number of demand (read+write) MSHR misses
188 system.cpu.icache.fast_writes 0 # number of fast writes performed
189 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
190 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
191 system.cpu.icache.occ_%::0 0.357987 # Average percentage of cache occupancy
192 system.cpu.icache.occ_blocks::0 733.158070 # Average occupied blocks per context
193 system.cpu.icache.overall_accesses 29060081 # number of overall (read+write) accesses
194 system.cpu.icache.overall_avg_miss_latency 37083.333333 # average overall miss latency
195 system.cpu.icache.overall_avg_mshr_miss_latency 35353.296703 # average overall mshr miss latency
196 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
197 system.cpu.icache.overall_hits 29059007 # number of overall hits
198 system.cpu.icache.overall_miss_latency 39827500 # number of overall miss cycles
199 system.cpu.icache.overall_miss_rate 0.000037 # miss rate for overall accesses
200 system.cpu.icache.overall_misses 1074 # number of overall misses
201 system.cpu.icache.overall_mshr_hits 164 # number of overall MSHR hits
202 system.cpu.icache.overall_mshr_miss_latency 32171500 # number of overall MSHR miss cycles
203 system.cpu.icache.overall_mshr_miss_rate 0.000031 # mshr miss rate for overall accesses
204 system.cpu.icache.overall_mshr_misses 910 # number of overall MSHR misses
205 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
206 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
207 system.cpu.icache.replacements 37 # number of replacements
208 system.cpu.icache.sampled_refs 910 # Sample count of references to valid blocks.
209 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
210 system.cpu.icache.tagsinuse 733.158070 # Cycle average of tags in use
211 system.cpu.icache.total_refs 29059007 # Total number of references to valid blocks.
212 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
213 system.cpu.icache.writebacks 0 # number of writebacks
214 system.cpu.idleCycles 340030 # Total number of cycles that the CPU has spent unscheduled due to idling
215 system.cpu.iew.EXEC:branches 31975279 # Number of branches executed
216 system.cpu.iew.EXEC:nop 0 # number of nop insts executed
217 system.cpu.iew.EXEC:rate 1.141834 # Inst execution rate
218 system.cpu.iew.EXEC:refs 137788104 # number of memory reference insts executed
219 system.cpu.iew.EXEC:stores 32893684 # Number of stores executed
220 system.cpu.iew.EXEC:swp 0 # number of swp insts executed
221 system.cpu.iew.WB:consumers 268477654 # num instructions consuming a value
222 system.cpu.iew.WB:count 310858537 # cumulative count of insts written-back
223 system.cpu.iew.WB:fanout 0.831176 # average fanout of values written-back
224 system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
225 system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
226 system.cpu.iew.WB:producers 223152216 # num instructions producing a value
227 system.cpu.iew.WB:rate 1.131602 # insts written-back per cycle
228 system.cpu.iew.WB:sent 311298125 # cumulative count of insts sent to commit
229 system.cpu.iew.branchMispredicts 5432801 # Number of branch mispredicts detected at execute
230 system.cpu.iew.iewBlockCycles 434257 # Number of cycles IEW is blocking
231 system.cpu.iew.iewDispLoadInsts 113153901 # Number of dispatched load instructions
232 system.cpu.iew.iewDispNonSpecInsts 453 # Number of dispatched non-speculative instructions
233 system.cpu.iew.iewDispSquashedInsts 3329994 # Number of squashed instructions skipped by dispatch
234 system.cpu.iew.iewDispStoreInsts 36225707 # Number of dispatched store instructions
235 system.cpu.iew.iewDispatchedInsts 339638144 # Number of instructions dispatched to IQ
236 system.cpu.iew.iewExecLoadInsts 104894420 # Number of load instructions executed
237 system.cpu.iew.iewExecSquashedInsts 7540683 # Number of squashed instructions skipped in execute
238 system.cpu.iew.iewExecutedInsts 313669330 # Number of executed instructions
239 system.cpu.iew.iewIQFullEvents 1132 # Number of times the IQ has become full, causing a stall
240 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
241 system.cpu.iew.iewLSQFullEvents 39972 # Number of times the LSQ has become full, causing a stall
242 system.cpu.iew.iewSquashCycles 10324266 # Number of cycles IEW is squashing
243 system.cpu.iew.iewUnblockCycles 75875 # Number of cycles IEW is unblocking
244 system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
245 system.cpu.iew.lsq.thread.0.cacheBlocked 6157 # Number of times an access to memory failed due to the cache being blocked
246 system.cpu.iew.lsq.thread.0.forwLoads 26233968 # Number of loads that had data forwarded from stores
247 system.cpu.iew.lsq.thread.0.ignoredResponses 75546 # Number of memory responses ignored because the instruction is squashed
248 system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
249 system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
250 system.cpu.iew.lsq.thread.0.memOrderViolation 373621 # Number of memory ordering violations
251 system.cpu.iew.lsq.thread.0.rescheduledLoads 2668 # Number of loads that were rescheduled
252 system.cpu.iew.lsq.thread.0.squashedLoads 22374513 # Number of loads squashed
253 system.cpu.iew.lsq.thread.0.squashedStores 4785956 # Number of stores squashed
254 system.cpu.iew.memOrderViolationEvents 373621 # Number of memory order violations
255 system.cpu.iew.predictedNotTakenIncorrect 7861 # Number of branches that were predicted not taken incorrectly
256 system.cpu.iew.predictedTakenIncorrect 5424940 # Number of branches that were predicted taken incorrectly
257 system.cpu.int_regfile_reads 553724199 # number of integer regfile reads
258 system.cpu.int_regfile_writes 279097661 # number of integer regfile writes
259 system.cpu.ipc 1.012689 # IPC: Instructions Per Cycle
260 system.cpu.ipc_total 1.012689 # IPC: Total IPC of All Threads
261 system.cpu.iq.ISSUE:FU_type_0::No_OpClass 16700 0.01% 0.01% # Type of FU issued
262 system.cpu.iq.ISSUE:FU_type_0::IntAlu 181103840 56.38% 56.39% # Type of FU issued
263 system.cpu.iq.ISSUE:FU_type_0::IntMult 0 0.00% 56.39% # Type of FU issued
264 system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 56.39% # Type of FU issued
265 system.cpu.iq.ISSUE:FU_type_0::FloatAdd 15 0.00% 56.39% # Type of FU issued
266 system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 56.39% # Type of FU issued
267 system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 56.39% # Type of FU issued
268 system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 56.39% # Type of FU issued
269 system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 56.39% # Type of FU issued
270 system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 56.39% # Type of FU issued
271 system.cpu.iq.ISSUE:FU_type_0::SimdAdd 0 0.00% 56.39% # Type of FU issued
272 system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 56.39% # Type of FU issued
273 system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 56.39% # Type of FU issued
274 system.cpu.iq.ISSUE:FU_type_0::SimdCmp 0 0.00% 56.39% # Type of FU issued
275 system.cpu.iq.ISSUE:FU_type_0::SimdCvt 0 0.00% 56.39% # Type of FU issued
276 system.cpu.iq.ISSUE:FU_type_0::SimdMisc 0 0.00% 56.39% # Type of FU issued
277 system.cpu.iq.ISSUE:FU_type_0::SimdMult 0 0.00% 56.39% # Type of FU issued
278 system.cpu.iq.ISSUE:FU_type_0::SimdMultAcc 0 0.00% 56.39% # Type of FU issued
279 system.cpu.iq.ISSUE:FU_type_0::SimdShift 0 0.00% 56.39% # Type of FU issued
280 system.cpu.iq.ISSUE:FU_type_0::SimdShiftAcc 0 0.00% 56.39% # Type of FU issued
281 system.cpu.iq.ISSUE:FU_type_0::SimdSqrt 0 0.00% 56.39% # Type of FU issued
282 system.cpu.iq.ISSUE:FU_type_0::SimdFloatAdd 0 0.00% 56.39% # Type of FU issued
283 system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 56.39% # Type of FU issued
284 system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 0 0.00% 56.39% # Type of FU issued
285 system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 0 0.00% 56.39% # Type of FU issued
286 system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 56.39% # Type of FU issued
287 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 0 0.00% 56.39% # Type of FU issued
288 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 56.39% # Type of FU issued
289 system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 56.39% # Type of FU issued
290 system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 56.39% # Type of FU issued
291 system.cpu.iq.ISSUE:FU_type_0::MemRead 106927667 33.29% 89.68% # Type of FU issued
292 system.cpu.iq.ISSUE:FU_type_0::MemWrite 33161791 10.32% 100.00% # Type of FU issued
293 system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
294 system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
295 system.cpu.iq.ISSUE:FU_type_0::total 321210013 # Type of FU issued
296 system.cpu.iq.ISSUE:fu_busy_cnt 1288241 # FU busy when requested
297 system.cpu.iq.ISSUE:fu_busy_rate 0.004011 # FU busy rate (busy events/executed inst)
298 system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
299 system.cpu.iq.ISSUE:fu_full::IntAlu 1 0.00% 0.00% # attempts to use FU when none available
300 system.cpu.iq.ISSUE:fu_full::IntMult 0 0.00% 0.00% # attempts to use FU when none available
301 system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.00% # attempts to use FU when none available
302 system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 0.00% # attempts to use FU when none available
303 system.cpu.iq.ISSUE:fu_full::FloatCmp 0 0.00% 0.00% # attempts to use FU when none available
304 system.cpu.iq.ISSUE:fu_full::FloatCvt 0 0.00% 0.00% # attempts to use FU when none available
305 system.cpu.iq.ISSUE:fu_full::FloatMult 0 0.00% 0.00% # attempts to use FU when none available
306 system.cpu.iq.ISSUE:fu_full::FloatDiv 0 0.00% 0.00% # attempts to use FU when none available
307 system.cpu.iq.ISSUE:fu_full::FloatSqrt 0 0.00% 0.00% # attempts to use FU when none available
308 system.cpu.iq.ISSUE:fu_full::SimdAdd 0 0.00% 0.00% # attempts to use FU when none available
309 system.cpu.iq.ISSUE:fu_full::SimdAddAcc 0 0.00% 0.00% # attempts to use FU when none available
310 system.cpu.iq.ISSUE:fu_full::SimdAlu 0 0.00% 0.00% # attempts to use FU when none available
311 system.cpu.iq.ISSUE:fu_full::SimdCmp 0 0.00% 0.00% # attempts to use FU when none available
312 system.cpu.iq.ISSUE:fu_full::SimdCvt 0 0.00% 0.00% # attempts to use FU when none available
313 system.cpu.iq.ISSUE:fu_full::SimdMisc 0 0.00% 0.00% # attempts to use FU when none available
314 system.cpu.iq.ISSUE:fu_full::SimdMult 0 0.00% 0.00% # attempts to use FU when none available
315 system.cpu.iq.ISSUE:fu_full::SimdMultAcc 0 0.00% 0.00% # attempts to use FU when none available
316 system.cpu.iq.ISSUE:fu_full::SimdShift 0 0.00% 0.00% # attempts to use FU when none available
317 system.cpu.iq.ISSUE:fu_full::SimdShiftAcc 0 0.00% 0.00% # attempts to use FU when none available
318 system.cpu.iq.ISSUE:fu_full::SimdSqrt 0 0.00% 0.00% # attempts to use FU when none available
319 system.cpu.iq.ISSUE:fu_full::SimdFloatAdd 0 0.00% 0.00% # attempts to use FU when none available
320 system.cpu.iq.ISSUE:fu_full::SimdFloatAlu 0 0.00% 0.00% # attempts to use FU when none available
321 system.cpu.iq.ISSUE:fu_full::SimdFloatCmp 0 0.00% 0.00% # attempts to use FU when none available
322 system.cpu.iq.ISSUE:fu_full::SimdFloatCvt 0 0.00% 0.00% # attempts to use FU when none available
323 system.cpu.iq.ISSUE:fu_full::SimdFloatDiv 0 0.00% 0.00% # attempts to use FU when none available
324 system.cpu.iq.ISSUE:fu_full::SimdFloatMisc 0 0.00% 0.00% # attempts to use FU when none available
325 system.cpu.iq.ISSUE:fu_full::SimdFloatMult 0 0.00% 0.00% # attempts to use FU when none available
326 system.cpu.iq.ISSUE:fu_full::SimdFloatMultAcc 0 0.00% 0.00% # attempts to use FU when none available
327 system.cpu.iq.ISSUE:fu_full::SimdFloatSqrt 0 0.00% 0.00% # attempts to use FU when none available
328 system.cpu.iq.ISSUE:fu_full::MemRead 1088765 84.52% 84.52% # attempts to use FU when none available
329 system.cpu.iq.ISSUE:fu_full::MemWrite 199475 15.48% 100.00% # attempts to use FU when none available
330 system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
331 system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
332 system.cpu.iq.ISSUE:issued_per_cycle::samples 274366667 # Number of insts issued each cycle
333 system.cpu.iq.ISSUE:issued_per_cycle::mean 1.170733 # Number of insts issued each cycle
334 system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.057250 # Number of insts issued each cycle
335 system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
336 system.cpu.iq.ISSUE:issued_per_cycle::0 85009751 30.98% 30.98% # Number of insts issued each cycle
337 system.cpu.iq.ISSUE:issued_per_cycle::1 94999011 34.62% 65.61% # Number of insts issued each cycle
338 system.cpu.iq.ISSUE:issued_per_cycle::2 64668868 23.57% 89.18% # Number of insts issued each cycle
339 system.cpu.iq.ISSUE:issued_per_cycle::3 24623631 8.97% 98.15% # Number of insts issued each cycle
340 system.cpu.iq.ISSUE:issued_per_cycle::4 3181639 1.16% 99.31% # Number of insts issued each cycle
341 system.cpu.iq.ISSUE:issued_per_cycle::5 1035626 0.38% 99.69% # Number of insts issued each cycle
342 system.cpu.iq.ISSUE:issued_per_cycle::6 839375 0.31% 100.00% # Number of insts issued each cycle
343 system.cpu.iq.ISSUE:issued_per_cycle::7 8691 0.00% 100.00% # Number of insts issued each cycle
344 system.cpu.iq.ISSUE:issued_per_cycle::8 75 0.00% 100.00% # Number of insts issued each cycle
345 system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
346 system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
347 system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
348 system.cpu.iq.ISSUE:issued_per_cycle::total 274366667 # Number of insts issued each cycle
349 system.cpu.iq.ISSUE:rate 1.169284 # Inst issue rate
350 system.cpu.iq.fp_alu_accesses 58 # Number of floating point alu accesses
351 system.cpu.iq.fp_inst_queue_reads 116 # Number of floating instruction queue reads
352 system.cpu.iq.fp_inst_queue_wakeup_accesses 52 # Number of floating instruction queue wakeup accesses
353 system.cpu.iq.fp_inst_queue_writes 102 # Number of floating instruction queue writes
354 system.cpu.iq.int_alu_accesses 322481496 # Number of integer alu accesses
355 system.cpu.iq.int_inst_queue_reads 918075310 # Number of integer instruction queue reads
356 system.cpu.iq.int_inst_queue_wakeup_accesses 310858485 # Number of integer instruction queue wakeup accesses
357 system.cpu.iq.int_inst_queue_writes 400954774 # Number of integer instruction queue writes
358 system.cpu.iq.iqInstsAdded 339637691 # Number of instructions added to the IQ (excludes non-spec)
359 system.cpu.iq.iqInstsIssued 321210013 # Number of instructions issued
360 system.cpu.iq.iqNonSpecInstsAdded 453 # Number of non-speculative instructions added to the IQ
361 system.cpu.iq.iqSquashedInstsExamined 61001038 # Number of squashed instructions iterated over during squash; mainly for profiling
362 system.cpu.iq.iqSquashedInstsIssued 492 # Number of squashed instructions issued
363 system.cpu.iq.iqSquashedNonSpecRemoved 7 # Number of squashed non-spec instructions that were removed
364 system.cpu.iq.iqSquashedOperandsExamined 74571352 # Number of squashed operands that are examined and possibly removed from graph
365 system.cpu.l2cache.ReadExReq_accesses 106364 # number of ReadExReq accesses(hits+misses)
366 system.cpu.l2cache.ReadExReq_avg_miss_latency 34222.852226 # average ReadExReq miss latency
367 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31038.534987 # average ReadExReq mshr miss latency
368 system.cpu.l2cache.ReadExReq_hits 63948 # number of ReadExReq hits
369 system.cpu.l2cache.ReadExReq_miss_latency 1451596500 # number of ReadExReq miss cycles
370 system.cpu.l2cache.ReadExReq_miss_rate 0.398782 # miss rate for ReadExReq accesses
371 system.cpu.l2cache.ReadExReq_misses 42416 # number of ReadExReq misses
372 system.cpu.l2cache.ReadExReq_mshr_miss_latency 1316530500 # number of ReadExReq MSHR miss cycles
373 system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.398782 # mshr miss rate for ReadExReq accesses
374 system.cpu.l2cache.ReadExReq_mshr_misses 42416 # number of ReadExReq MSHR misses
375 system.cpu.l2cache.ReadReq_accesses 1971179 # number of ReadReq accesses(hits+misses)
376 system.cpu.l2cache.ReadReq_avg_miss_latency 34221.265286 # average ReadReq miss latency
377 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31012.315915 # average ReadReq mshr miss latency
378 system.cpu.l2cache.ReadReq_hits 1936752 # number of ReadReq hits
379 system.cpu.l2cache.ReadReq_miss_latency 1178135500 # number of ReadReq miss cycles
380 system.cpu.l2cache.ReadReq_miss_rate 0.017465 # miss rate for ReadReq accesses
381 system.cpu.l2cache.ReadReq_misses 34427 # number of ReadReq misses
382 system.cpu.l2cache.ReadReq_mshr_miss_latency 1067661000 # number of ReadReq MSHR miss cycles
383 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.017465 # mshr miss rate for ReadReq accesses
384 system.cpu.l2cache.ReadReq_mshr_misses 34427 # number of ReadReq MSHR misses
385 system.cpu.l2cache.Writeback_accesses 1440067 # number of Writeback accesses(hits+misses)
386 system.cpu.l2cache.Writeback_hits 1440067 # number of Writeback hits
387 system.cpu.l2cache.avg_blocked_cycles::no_mshrs 1272.727273 # average number of cycles each access was blocked
388 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
389 system.cpu.l2cache.avg_refs 42.754105 # Average number of references to valid blocks.
390 system.cpu.l2cache.blocked::no_mshrs 11 # number of cycles access was blocked
391 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
392 system.cpu.l2cache.blocked_cycles::no_mshrs 14000 # number of cycles access was blocked
393 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
394 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
395 system.cpu.l2cache.demand_accesses 2077543 # number of demand (read+write) accesses
396 system.cpu.l2cache.demand_avg_miss_latency 34222.141249 # average overall miss latency
397 system.cpu.l2cache.demand_avg_mshr_miss_latency 31026.788387 # average overall mshr miss latency
398 system.cpu.l2cache.demand_hits 2000700 # number of demand (read+write) hits
399 system.cpu.l2cache.demand_miss_latency 2629732000 # number of demand (read+write) miss cycles
400 system.cpu.l2cache.demand_miss_rate 0.036987 # miss rate for demand accesses
401 system.cpu.l2cache.demand_misses 76843 # number of demand (read+write) misses
402 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
403 system.cpu.l2cache.demand_mshr_miss_latency 2384191500 # number of demand (read+write) MSHR miss cycles
404 system.cpu.l2cache.demand_mshr_miss_rate 0.036987 # mshr miss rate for demand accesses
405 system.cpu.l2cache.demand_mshr_misses 76843 # number of demand (read+write) MSHR misses
406 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
407 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
408 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
409 system.cpu.l2cache.occ_%::0 0.188685 # Average percentage of cache occupancy
410 system.cpu.l2cache.occ_%::1 0.343727 # Average percentage of cache occupancy
411 system.cpu.l2cache.occ_blocks::0 6182.815069 # Average occupied blocks per context
412 system.cpu.l2cache.occ_blocks::1 11263.234870 # Average occupied blocks per context
413 system.cpu.l2cache.overall_accesses 2077543 # number of overall (read+write) accesses
414 system.cpu.l2cache.overall_avg_miss_latency 34222.141249 # average overall miss latency
415 system.cpu.l2cache.overall_avg_mshr_miss_latency 31026.788387 # average overall mshr miss latency
416 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
417 system.cpu.l2cache.overall_hits 2000700 # number of overall hits
418 system.cpu.l2cache.overall_miss_latency 2629732000 # number of overall miss cycles
419 system.cpu.l2cache.overall_miss_rate 0.036987 # miss rate for overall accesses
420 system.cpu.l2cache.overall_misses 76843 # number of overall misses
421 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
422 system.cpu.l2cache.overall_mshr_miss_latency 2384191500 # number of overall MSHR miss cycles
423 system.cpu.l2cache.overall_mshr_miss_rate 0.036987 # mshr miss rate for overall accesses
424 system.cpu.l2cache.overall_mshr_misses 76843 # number of overall MSHR misses
425 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
426 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
427 system.cpu.l2cache.replacements 49399 # number of replacements
428 system.cpu.l2cache.sampled_refs 77399 # Sample count of references to valid blocks.
429 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
430 system.cpu.l2cache.tagsinuse 17446.049939 # Cycle average of tags in use
431 system.cpu.l2cache.total_refs 3309125 # Total number of references to valid blocks.
432 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
433 system.cpu.l2cache.writebacks 29483 # number of writebacks
434 system.cpu.memDep0.conflictingLoads 30510087 # Number of conflicting loads.
435 system.cpu.memDep0.conflictingStores 6437799 # Number of conflicting stores.
436 system.cpu.memDep0.insertedLoads 113153901 # Number of loads inserted to the mem dependence unit.
437 system.cpu.memDep0.insertedStores 36225707 # Number of stores inserted to the mem dependence unit.
438 system.cpu.misc_regfile_reads 204124363 # number of misc regfile reads
439 system.cpu.numCycles 274706697 # number of cpu cycles simulated
440 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
441 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
442 system.cpu.rename.RENAME:BlockCycles 682912 # Number of cycles rename is blocking
443 system.cpu.rename.RENAME:CommittedMaps 248344192 # Number of HB maps that are committed
444 system.cpu.rename.RENAME:IQFullEvents 11638 # Number of times rename has blocked due to IQ full
445 system.cpu.rename.RENAME:IdleCycles 72242818 # Number of cycles rename is idle
446 system.cpu.rename.RENAME:LSQFullEvents 253088 # Number of times rename has blocked due to LSQ full
447 system.cpu.rename.RENAME:ROBFullEvents 2 # Number of times rename has blocked due to ROB full
448 system.cpu.rename.RENAME:RenameLookups 867316457 # Number of register rename lookups that rename has made
449 system.cpu.rename.RENAME:RenamedInsts 357042681 # Number of instructions processed by rename
450 system.cpu.rename.RENAME:RenamedOperands 317208618 # Number of destination operands rename has renamed
451 system.cpu.rename.RENAME:RunCycles 190696526 # Number of cycles rename is running
452 system.cpu.rename.RENAME:SquashCycles 10324266 # Number of cycles rename is squashing
453 system.cpu.rename.RENAME:UnblockCycles 414923 # Number of cycles rename is unblocking
454 system.cpu.rename.RENAME:UndoneMaps 68864426 # Number of HB maps that are undone due to squashing
455 system.cpu.rename.RENAME:fp_rename_lookups 276 # Number of floating rename lookups
456 system.cpu.rename.RENAME:int_rename_lookups 867316181 # Number of integer rename lookups
457 system.cpu.rename.RENAME:serializeStallCycles 5222 # count of cycles rename stalled for serializing inst
458 system.cpu.rename.RENAME:serializingInsts 452 # count of serializing insts renamed
459 system.cpu.rename.RENAME:skidInsts 585103 # count of insts added to the skid buffer
460 system.cpu.rename.RENAME:tempSerializingInsts 450 # count of temporary serializing insts renamed
461 system.cpu.rob.rob_reads 601386186 # The number of ROB reads
462 system.cpu.rob.rob_writes 689603687 # The number of ROB writes
463 system.cpu.timesIdled 20021 # Number of times that the entire CPU went into an idle state and unscheduled itself
464 system.cpu.workload.PROG:num_syscalls 444 # Number of system calls
466 ---------- End Simulation Statistics ----------
projects / gem5.git / blob