2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.277977 # Number of seconds simulated
4 sim_ticks 277977002000 # Number of ticks simulated
5 sim_freq 1000000000000 # Frequency of simulated ticks
6 host_inst_rate 50801 # Simulator instruction rate (inst/s)
7 host_tick_rate 24630434 # Simulator tick rate (ticks/s)
8 host_mem_usage 268512 # Number of bytes of host memory used
9 host_seconds 11285.92 # Real time elapsed on the host
10 sim_insts 573340817 # Number of instructions simulated
11 system.cpu.dtb.inst_hits 0 # ITB inst hits
12 system.cpu.dtb.inst_misses 0 # ITB inst misses
13 system.cpu.dtb.read_hits 0 # DTB read hits
14 system.cpu.dtb.read_misses 0 # DTB read misses
15 system.cpu.dtb.write_hits 0 # DTB write hits
16 system.cpu.dtb.write_misses 0 # DTB write misses
17 system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
18 system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
19 system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
20 system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
21 system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
22 system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
23 system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
24 system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
25 system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
26 system.cpu.dtb.read_accesses 0 # DTB read accesses
27 system.cpu.dtb.write_accesses 0 # DTB write accesses
28 system.cpu.dtb.inst_accesses 0 # ITB inst accesses
29 system.cpu.dtb.hits 0 # DTB hits
30 system.cpu.dtb.misses 0 # DTB misses
31 system.cpu.dtb.accesses 0 # DTB accesses
32 system.cpu.itb.inst_hits 0 # ITB inst hits
33 system.cpu.itb.inst_misses 0 # ITB inst misses
34 system.cpu.itb.read_hits 0 # DTB read hits
35 system.cpu.itb.read_misses 0 # DTB read misses
36 system.cpu.itb.write_hits 0 # DTB write hits
37 system.cpu.itb.write_misses 0 # DTB write misses
38 system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
39 system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
40 system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
41 system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
42 system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
43 system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
44 system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
45 system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
46 system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
47 system.cpu.itb.read_accesses 0 # DTB read accesses
48 system.cpu.itb.write_accesses 0 # DTB write accesses
49 system.cpu.itb.inst_accesses 0 # ITB inst accesses
50 system.cpu.itb.hits 0 # DTB hits
51 system.cpu.itb.misses 0 # DTB misses
52 system.cpu.itb.accesses 0 # DTB accesses
53 system.cpu.workload.num_syscalls 548 # Number of system calls
54 system.cpu.numCycles 555954005 # number of cpu cycles simulated
55 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
56 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
57 system.cpu.BPredUnit.lookups 228168556 # Number of BP lookups
58 system.cpu.BPredUnit.condPredicted 182073516 # Number of conditional branches predicted
59 system.cpu.BPredUnit.condIncorrect 18360369 # Number of conditional branches incorrect
60 system.cpu.BPredUnit.BTBLookups 192570670 # Number of BTB lookups
61 system.cpu.BPredUnit.BTBHits 159873716 # Number of BTB hits
62 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
63 system.cpu.BPredUnit.usedRAS 11766939 # Number of times the RAS was used to get a target.
64 system.cpu.BPredUnit.RASInCorrect 2589198 # Number of incorrect RAS predictions.
65 system.cpu.fetch.icacheStallCycles 157542477 # Number of cycles fetch is stalled on an Icache miss
66 system.cpu.fetch.Insts 1002347382 # Number of instructions fetch has processed
67 system.cpu.fetch.Branches 228168556 # Number of branches that fetch encountered
68 system.cpu.fetch.predictedBranches 171640655 # Number of branches that fetch has predicted taken
69 system.cpu.fetch.Cycles 259558013 # Number of cycles fetch has run and was not squashing or blocked
70 system.cpu.fetch.SquashCycles 76911240 # Number of cycles fetch has spent squashing
71 system.cpu.fetch.BlockedCycles 78784930 # Number of cycles fetch has spent blocked
72 system.cpu.fetch.MiscStallCycles 86 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
73 system.cpu.fetch.PendingTrapStallCycles 75608 # Number of stall cycles due to pending traps
74 system.cpu.fetch.CacheLines 144858558 # Number of cache lines fetched
75 system.cpu.fetch.IcacheSquashes 4692724 # Number of outstanding Icache misses that were squashed
76 system.cpu.fetch.rateDist::samples 552173964 # Number of instructions fetched each cycle (Total)
77 system.cpu.fetch.rateDist::mean 2.153531 # Number of instructions fetched each cycle (Total)
78 system.cpu.fetch.rateDist::stdev 2.835452 # Number of instructions fetched each cycle (Total)
79 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
80 system.cpu.fetch.rateDist::0 292628171 53.00% 53.00% # Number of instructions fetched each cycle (Total)
81 system.cpu.fetch.rateDist::1 24182032 4.38% 57.38% # Number of instructions fetched each cycle (Total)
82 system.cpu.fetch.rateDist::2 41208027 7.46% 64.84% # Number of instructions fetched each cycle (Total)
83 system.cpu.fetch.rateDist::3 40287755 7.30% 72.13% # Number of instructions fetched each cycle (Total)
84 system.cpu.fetch.rateDist::4 42593934 7.71% 79.85% # Number of instructions fetched each cycle (Total)
85 system.cpu.fetch.rateDist::5 15362741 2.78% 82.63% # Number of instructions fetched each cycle (Total)
86 system.cpu.fetch.rateDist::6 18471004 3.35% 85.98% # Number of instructions fetched each cycle (Total)
87 system.cpu.fetch.rateDist::7 15875720 2.88% 88.85% # Number of instructions fetched each cycle (Total)
88 system.cpu.fetch.rateDist::8 61564580 11.15% 100.00% # Number of instructions fetched each cycle (Total)
89 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
90 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
91 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
92 system.cpu.fetch.rateDist::total 552173964 # Number of instructions fetched each cycle (Total)
93 system.cpu.fetch.branchRate 0.410409 # Number of branch fetches per cycle
94 system.cpu.fetch.rate 1.802932 # Number of inst fetches per cycle
95 system.cpu.decode.IdleCycles 174643217 # Number of cycles decode is idle
96 system.cpu.decode.BlockedCycles 74003655 # Number of cycles decode is blocked
97 system.cpu.decode.RunCycles 241825434 # Number of cycles decode is running
98 system.cpu.decode.UnblockCycles 5575388 # Number of cycles decode is unblocking
99 system.cpu.decode.SquashCycles 56126270 # Number of cycles decode is squashing
100 system.cpu.decode.BranchResolved 33116303 # Number of times decode resolved a branch
101 system.cpu.decode.BranchMispred 100775 # Number of times decode detected a branch misprediction
102 system.cpu.decode.DecodedInsts 1131397141 # Number of instructions handled by decode
103 system.cpu.decode.SquashedInsts 219753 # Number of squashed instructions handled by decode
104 system.cpu.rename.SquashCycles 56126270 # Number of cycles rename is squashing
105 system.cpu.rename.IdleCycles 191113879 # Number of cycles rename is idle
106 system.cpu.rename.BlockCycles 6444669 # Number of cycles rename is blocking
107 system.cpu.rename.serializeStallCycles 52172693 # count of cycles rename stalled for serializing inst
108 system.cpu.rename.RunCycles 230777280 # Number of cycles rename is running
109 system.cpu.rename.UnblockCycles 15539173 # Number of cycles rename is unblocking
110 system.cpu.rename.RenamedInsts 1066388511 # Number of instructions processed by rename
111 system.cpu.rename.ROBFullEvents 1227 # Number of times rename has blocked due to ROB full
112 system.cpu.rename.IQFullEvents 2971665 # Number of times rename has blocked due to IQ full
113 system.cpu.rename.LSQFullEvents 9137935 # Number of times rename has blocked due to LSQ full
114 system.cpu.rename.FullRegisterEvents 123 # Number of times there has been no free registers
115 system.cpu.rename.RenamedOperands 1187101757 # Number of destination operands rename has renamed
116 system.cpu.rename.RenameLookups 4711515581 # Number of register rename lookups that rename has made
117 system.cpu.rename.int_rename_lookups 4711512464 # Number of integer rename lookups
118 system.cpu.rename.fp_rename_lookups 3117 # Number of floating rename lookups
119 system.cpu.rename.CommittedMaps 672198744 # Number of HB maps that are committed
120 system.cpu.rename.UndoneMaps 514903008 # Number of HB maps that are undone due to squashing
121 system.cpu.rename.serializingInsts 2758299 # count of serializing insts renamed
122 system.cpu.rename.tempSerializingInsts 2758344 # count of temporary serializing insts renamed
123 system.cpu.rename.skidInsts 48904017 # count of insts added to the skid buffer
124 system.cpu.memDep0.insertedLoads 194788235 # Number of loads inserted to the mem dependence unit.
125 system.cpu.memDep0.insertedStores 120640917 # Number of stores inserted to the mem dependence unit.
126 system.cpu.memDep0.conflictingLoads 16446877 # Number of conflicting loads.
127 system.cpu.memDep0.conflictingStores 13823038 # Number of conflicting stores.
128 system.cpu.iq.iqInstsAdded 932596874 # Number of instructions added to the IQ (excludes non-spec)
129 system.cpu.iq.iqNonSpecInstsAdded 4516730 # Number of non-speculative instructions added to the IQ
130 system.cpu.iq.iqInstsIssued 763493806 # Number of instructions issued
131 system.cpu.iq.iqSquashedInstsIssued 3302626 # Number of squashed instructions issued
132 system.cpu.iq.iqSquashedInstsExamined 360793671 # Number of squashed instructions iterated over during squash; mainly for profiling
133 system.cpu.iq.iqSquashedOperandsExamined 1004885077 # Number of squashed operands that are examined and possibly removed from graph
134 system.cpu.iq.iqSquashedNonSpecRemoved 639153 # Number of squashed non-spec instructions that were removed
135 system.cpu.iq.issued_per_cycle::samples 552173964 # Number of insts issued each cycle
136 system.cpu.iq.issued_per_cycle::mean 1.382705 # Number of insts issued each cycle
137 system.cpu.iq.issued_per_cycle::stdev 1.650964 # Number of insts issued each cycle
138 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
139 system.cpu.iq.issued_per_cycle::0 245578205 44.47% 44.47% # Number of insts issued each cycle
140 system.cpu.iq.issued_per_cycle::1 95260536 17.25% 61.73% # Number of insts issued each cycle
141 system.cpu.iq.issued_per_cycle::2 82729163 14.98% 76.71% # Number of insts issued each cycle
142 system.cpu.iq.issued_per_cycle::3 61462148 11.13% 87.84% # Number of insts issued each cycle
143 system.cpu.iq.issued_per_cycle::4 37755177 6.84% 94.68% # Number of insts issued each cycle
144 system.cpu.iq.issued_per_cycle::5 16395168 2.97% 97.65% # Number of insts issued each cycle
145 system.cpu.iq.issued_per_cycle::6 7099577 1.29% 98.93% # Number of insts issued each cycle
146 system.cpu.iq.issued_per_cycle::7 4357430 0.79% 99.72% # Number of insts issued each cycle
147 system.cpu.iq.issued_per_cycle::8 1536560 0.28% 100.00% # Number of insts issued each cycle
148 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
149 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
150 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
151 system.cpu.iq.issued_per_cycle::total 552173964 # Number of insts issued each cycle
152 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
153 system.cpu.iq.fu_full::IntAlu 144550 1.16% 1.16% # attempts to use FU when none available
154 system.cpu.iq.fu_full::IntMult 0 0.00% 1.16% # attempts to use FU when none available
155 system.cpu.iq.fu_full::IntDiv 0 0.00% 1.16% # attempts to use FU when none available
156 system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.16% # attempts to use FU when none available
157 system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.16% # attempts to use FU when none available
158 system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.16% # attempts to use FU when none available
159 system.cpu.iq.fu_full::FloatMult 0 0.00% 1.16% # attempts to use FU when none available
160 system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.16% # attempts to use FU when none available
161 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.16% # attempts to use FU when none available
162 system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.16% # attempts to use FU when none available
163 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.16% # attempts to use FU when none available
164 system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.16% # attempts to use FU when none available
165 system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.16% # attempts to use FU when none available
166 system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.16% # attempts to use FU when none available
167 system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.16% # attempts to use FU when none available
168 system.cpu.iq.fu_full::SimdMult 0 0.00% 1.16% # attempts to use FU when none available
169 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.16% # attempts to use FU when none available
170 system.cpu.iq.fu_full::SimdShift 0 0.00% 1.16% # attempts to use FU when none available
171 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.16% # attempts to use FU when none available
172 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.16% # attempts to use FU when none available
173 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.16% # attempts to use FU when none available
174 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.16% # attempts to use FU when none available
175 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.16% # attempts to use FU when none available
176 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.16% # attempts to use FU when none available
177 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.16% # attempts to use FU when none available
178 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.16% # attempts to use FU when none available
179 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.16% # attempts to use FU when none available
180 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.16% # attempts to use FU when none available
181 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.16% # attempts to use FU when none available
182 system.cpu.iq.fu_full::MemRead 6747694 54.11% 55.27% # attempts to use FU when none available
183 system.cpu.iq.fu_full::MemWrite 5577677 44.73% 100.00% # attempts to use FU when none available
184 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
185 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
186 system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
187 system.cpu.iq.FU_type_0::IntAlu 512546383 67.13% 67.13% # Type of FU issued
188 system.cpu.iq.FU_type_0::IntMult 380050 0.05% 67.18% # Type of FU issued
189 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.18% # Type of FU issued
190 system.cpu.iq.FU_type_0::FloatAdd 132 0.00% 67.18% # Type of FU issued
191 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.18% # Type of FU issued
192 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.18% # Type of FU issued
193 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.18% # Type of FU issued
194 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.18% # Type of FU issued
195 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.18% # Type of FU issued
196 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.18% # Type of FU issued
197 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.18% # Type of FU issued
198 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.18% # Type of FU issued
199 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.18% # Type of FU issued
200 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.18% # Type of FU issued
201 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.18% # Type of FU issued
202 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.18% # Type of FU issued
203 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.18% # Type of FU issued
204 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.18% # Type of FU issued
205 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.18% # Type of FU issued
206 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.18% # Type of FU issued
207 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.18% # Type of FU issued
208 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.18% # Type of FU issued
209 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.18% # Type of FU issued
210 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.18% # Type of FU issued
211 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.18% # Type of FU issued
212 system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.18% # Type of FU issued
213 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.18% # Type of FU issued
214 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.18% # Type of FU issued
215 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.18% # Type of FU issued
216 system.cpu.iq.FU_type_0::MemRead 170906603 22.38% 89.57% # Type of FU issued
217 system.cpu.iq.FU_type_0::MemWrite 79660635 10.43% 100.00% # Type of FU issued
218 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
219 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
220 system.cpu.iq.FU_type_0::total 763493806 # Type of FU issued
221 system.cpu.iq.rate 1.373304 # Inst issue rate
222 system.cpu.iq.fu_busy_cnt 12469921 # FU busy when requested
223 system.cpu.iq.fu_busy_rate 0.016333 # FU busy rate (busy events/executed inst)
224 system.cpu.iq.int_inst_queue_reads 2094933823 # Number of integer instruction queue reads
225 system.cpu.iq.int_inst_queue_writes 1297974964 # Number of integer instruction queue writes
226 system.cpu.iq.int_inst_queue_wakeup_accesses 705382252 # Number of integer instruction queue wakeup accesses
227 system.cpu.iq.fp_inst_queue_reads 300 # Number of floating instruction queue reads
228 system.cpu.iq.fp_inst_queue_writes 456 # Number of floating instruction queue writes
229 system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
230 system.cpu.iq.int_alu_accesses 775963575 # Number of integer alu accesses
231 system.cpu.iq.fp_alu_accesses 152 # Number of floating point alu accesses
232 system.cpu.iew.lsq.thread0.forwLoads 8509313 # Number of loads that had data forwarded from stores
233 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
234 system.cpu.iew.lsq.thread0.squashedLoads 68015373 # Number of loads squashed
235 system.cpu.iew.lsq.thread0.ignoredResponses 52063 # Number of memory responses ignored because the instruction is squashed
236 system.cpu.iew.lsq.thread0.memOrderViolation 72908 # Number of memory ordering violations
237 system.cpu.iew.lsq.thread0.squashedStores 63037135 # Number of stores squashed
238 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
239 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
240 system.cpu.iew.lsq.thread0.rescheduledLoads 28343 # Number of loads that were rescheduled
241 system.cpu.iew.lsq.thread0.cacheBlocked 323 # Number of times an access to memory failed due to the cache being blocked
242 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
243 system.cpu.iew.iewSquashCycles 56126270 # Number of cycles IEW is squashing
244 system.cpu.iew.iewBlockCycles 2680601 # Number of cycles IEW is blocking
245 system.cpu.iew.iewUnblockCycles 121752 # Number of cycles IEW is unblocking
246 system.cpu.iew.iewDispatchedInsts 946450192 # Number of instructions dispatched to IQ
247 system.cpu.iew.iewDispSquashedInsts 12430419 # Number of squashed instructions skipped by dispatch
248 system.cpu.iew.iewDispLoadInsts 194788235 # Number of dispatched load instructions
249 system.cpu.iew.iewDispStoreInsts 120640917 # Number of dispatched store instructions
250 system.cpu.iew.iewDispNonSpecInsts 2741935 # Number of dispatched non-speculative instructions
251 system.cpu.iew.iewIQFullEvents 45812 # Number of times the IQ has become full, causing a stall
252 system.cpu.iew.iewLSQFullEvents 7404 # Number of times the LSQ has become full, causing a stall
253 system.cpu.iew.memOrderViolationEvents 72908 # Number of memory order violations
254 system.cpu.iew.predictedTakenIncorrect 18589508 # Number of branches that were predicted taken incorrectly
255 system.cpu.iew.predictedNotTakenIncorrect 6131708 # Number of branches that were predicted not taken incorrectly
256 system.cpu.iew.branchMispredicts 24721216 # Number of branch mispredicts detected at execute
257 system.cpu.iew.iewExecutedInsts 732040071 # Number of executed instructions
258 system.cpu.iew.iewExecLoadInsts 161905826 # Number of load instructions executed
259 system.cpu.iew.iewExecSquashedInsts 31453735 # Number of squashed instructions skipped in execute
260 system.cpu.iew.exec_swp 0 # number of swp insts executed
261 system.cpu.iew.exec_nop 9336588 # number of nop insts executed
262 system.cpu.iew.exec_refs 233639604 # number of memory reference insts executed
263 system.cpu.iew.exec_branches 147368049 # Number of branches executed
264 system.cpu.iew.exec_stores 71733778 # Number of stores executed
265 system.cpu.iew.exec_rate 1.316728 # Inst execution rate
266 system.cpu.iew.wb_sent 720193208 # cumulative count of insts sent to commit
267 system.cpu.iew.wb_count 705382268 # cumulative count of insts written-back
268 system.cpu.iew.wb_producers 398990171 # num instructions producing a value
269 system.cpu.iew.wb_consumers 706117751 # num instructions consuming a value
270 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
271 system.cpu.iew.wb_rate 1.268778 # insts written-back per cycle
272 system.cpu.iew.wb_fanout 0.565048 # average fanout of values written-back
273 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
274 system.cpu.commit.commitCommittedInsts 574684701 # The number of committed instructions
275 system.cpu.commit.commitSquashedInsts 371780538 # The number of squashed insts skipped by commit
276 system.cpu.commit.commitNonSpecStalls 3877577 # The number of times commit has been forced to stall to communicate backwards
277 system.cpu.commit.branchMispredicts 20554122 # The number of times a branch was mispredicted
278 system.cpu.commit.committed_per_cycle::samples 496047695 # Number of insts commited each cycle
279 system.cpu.commit.committed_per_cycle::mean 1.158527 # Number of insts commited each cycle
280 system.cpu.commit.committed_per_cycle::stdev 1.880172 # Number of insts commited each cycle
281 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
282 system.cpu.commit.committed_per_cycle::0 262785164 52.98% 52.98% # Number of insts commited each cycle
283 system.cpu.commit.committed_per_cycle::1 115198259 23.22% 76.20% # Number of insts commited each cycle
284 system.cpu.commit.committed_per_cycle::2 44158877 8.90% 85.10% # Number of insts commited each cycle
285 system.cpu.commit.committed_per_cycle::3 20159823 4.06% 89.17% # Number of insts commited each cycle
286 system.cpu.commit.committed_per_cycle::4 19759049 3.98% 93.15% # Number of insts commited each cycle
287 system.cpu.commit.committed_per_cycle::5 7211981 1.45% 94.60% # Number of insts commited each cycle
288 system.cpu.commit.committed_per_cycle::6 7550461 1.52% 96.12% # Number of insts commited each cycle
289 system.cpu.commit.committed_per_cycle::7 3502296 0.71% 96.83% # Number of insts commited each cycle
290 system.cpu.commit.committed_per_cycle::8 15721785 3.17% 100.00% # Number of insts commited each cycle
291 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
292 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
293 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
294 system.cpu.commit.committed_per_cycle::total 496047695 # Number of insts commited each cycle
295 system.cpu.commit.count 574684701 # Number of instructions committed
296 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
297 system.cpu.commit.refs 184376643 # Number of memory references committed
298 system.cpu.commit.loads 126772861 # Number of loads committed
299 system.cpu.commit.membars 1488542 # Number of memory barriers committed
300 system.cpu.commit.branches 120192046 # Number of branches committed
301 system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
302 system.cpu.commit.int_insts 473700921 # Number of committed integer instructions.
303 system.cpu.commit.function_calls 9757362 # Number of function calls committed.
304 system.cpu.commit.bw_lim_events 15721785 # number cycles where commit BW limit reached
305 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
306 system.cpu.rob.rob_reads 1426784011 # The number of ROB reads
307 system.cpu.rob.rob_writes 1949388350 # The number of ROB writes
308 system.cpu.timesIdled 93530 # Number of times that the entire CPU went into an idle state and unscheduled itself
309 system.cpu.idleCycles 3780041 # Total number of cycles that the CPU has spent unscheduled due to idling
310 system.cpu.committedInsts 573340817 # Number of Instructions Simulated
311 system.cpu.committedInsts_total 573340817 # Number of Instructions Simulated
312 system.cpu.cpi 0.969675 # CPI: Cycles Per Instruction
313 system.cpu.cpi_total 0.969675 # CPI: Total CPI of All Threads
314 system.cpu.ipc 1.031274 # IPC: Instructions Per Cycle
315 system.cpu.ipc_total 1.031274 # IPC: Total IPC of All Threads
316 system.cpu.int_regfile_reads 3375374322 # number of integer regfile reads
317 system.cpu.int_regfile_writes 818576050 # number of integer regfile writes
318 system.cpu.fp_regfile_reads 16 # number of floating regfile reads
319 system.cpu.misc_regfile_reads 1246383424 # number of misc regfile reads
320 system.cpu.misc_regfile_writes 4463694 # number of misc regfile writes
321 system.cpu.icache.replacements 12953 # number of replacements
322 system.cpu.icache.tagsinuse 1066.011172 # Cycle average of tags in use
323 system.cpu.icache.total_refs 144842026 # Total number of references to valid blocks.
324 system.cpu.icache.sampled_refs 14796 # Sample count of references to valid blocks.
325 system.cpu.icache.avg_refs 9789.269127 # Average number of references to valid blocks.
326 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
327 system.cpu.icache.occ_blocks::0 1066.011172 # Average occupied blocks per context
328 system.cpu.icache.occ_percent::0 0.520513 # Average percentage of cache occupancy
329 system.cpu.icache.ReadReq_hits 144842026 # number of ReadReq hits
330 system.cpu.icache.demand_hits 144842026 # number of demand (read+write) hits
331 system.cpu.icache.overall_hits 144842026 # number of overall hits
332 system.cpu.icache.ReadReq_misses 16532 # number of ReadReq misses
333 system.cpu.icache.demand_misses 16532 # number of demand (read+write) misses
334 system.cpu.icache.overall_misses 16532 # number of overall misses
335 system.cpu.icache.ReadReq_miss_latency 236127500 # number of ReadReq miss cycles
336 system.cpu.icache.demand_miss_latency 236127500 # number of demand (read+write) miss cycles
337 system.cpu.icache.overall_miss_latency 236127500 # number of overall miss cycles
338 system.cpu.icache.ReadReq_accesses 144858558 # number of ReadReq accesses(hits+misses)
339 system.cpu.icache.demand_accesses 144858558 # number of demand (read+write) accesses
340 system.cpu.icache.overall_accesses 144858558 # number of overall (read+write) accesses
341 system.cpu.icache.ReadReq_miss_rate 0.000114 # miss rate for ReadReq accesses
342 system.cpu.icache.demand_miss_rate 0.000114 # miss rate for demand accesses
343 system.cpu.icache.overall_miss_rate 0.000114 # miss rate for overall accesses
344 system.cpu.icache.ReadReq_avg_miss_latency 14283.057101 # average ReadReq miss latency
345 system.cpu.icache.demand_avg_miss_latency 14283.057101 # average overall miss latency
346 system.cpu.icache.overall_avg_miss_latency 14283.057101 # average overall miss latency
347 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
348 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
349 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
350 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
351 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
352 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
353 system.cpu.icache.fast_writes 0 # number of fast writes performed
354 system.cpu.icache.cache_copies 0 # number of cache copies performed
355 system.cpu.icache.writebacks 3 # number of writebacks
356 system.cpu.icache.ReadReq_mshr_hits 1595 # number of ReadReq MSHR hits
357 system.cpu.icache.demand_mshr_hits 1595 # number of demand (read+write) MSHR hits
358 system.cpu.icache.overall_mshr_hits 1595 # number of overall MSHR hits
359 system.cpu.icache.ReadReq_mshr_misses 14937 # number of ReadReq MSHR misses
360 system.cpu.icache.demand_mshr_misses 14937 # number of demand (read+write) MSHR misses
361 system.cpu.icache.overall_mshr_misses 14937 # number of overall MSHR misses
362 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
363 system.cpu.icache.ReadReq_mshr_miss_latency 154963500 # number of ReadReq MSHR miss cycles
364 system.cpu.icache.demand_mshr_miss_latency 154963500 # number of demand (read+write) MSHR miss cycles
365 system.cpu.icache.overall_mshr_miss_latency 154963500 # number of overall MSHR miss cycles
366 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
367 system.cpu.icache.ReadReq_mshr_miss_rate 0.000103 # mshr miss rate for ReadReq accesses
368 system.cpu.icache.demand_mshr_miss_rate 0.000103 # mshr miss rate for demand accesses
369 system.cpu.icache.overall_mshr_miss_rate 0.000103 # mshr miss rate for overall accesses
370 system.cpu.icache.ReadReq_avg_mshr_miss_latency 10374.472786 # average ReadReq mshr miss latency
371 system.cpu.icache.demand_avg_mshr_miss_latency 10374.472786 # average overall mshr miss latency
372 system.cpu.icache.overall_avg_mshr_miss_latency 10374.472786 # average overall mshr miss latency
373 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
374 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
375 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
376 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
377 system.cpu.dcache.replacements 1212304 # number of replacements
378 system.cpu.dcache.tagsinuse 4056.655033 # Cycle average of tags in use
379 system.cpu.dcache.total_refs 204333275 # Total number of references to valid blocks.
380 system.cpu.dcache.sampled_refs 1216400 # Sample count of references to valid blocks.
381 system.cpu.dcache.avg_refs 167.981976 # Average number of references to valid blocks.
382 system.cpu.dcache.warmup_cycle 5992651000 # Cycle when the warmup percentage was hit.
383 system.cpu.dcache.occ_blocks::0 4056.655033 # Average occupied blocks per context
384 system.cpu.dcache.occ_percent::0 0.990394 # Average percentage of cache occupancy
385 system.cpu.dcache.ReadReq_hits 146799577 # number of ReadReq hits
386 system.cpu.dcache.WriteReq_hits 52779397 # number of WriteReq hits
387 system.cpu.dcache.LoadLockedReq_hits 2522240 # number of LoadLockedReq hits
388 system.cpu.dcache.StoreCondReq_hits 2231846 # number of StoreCondReq hits
389 system.cpu.dcache.demand_hits 199578974 # number of demand (read+write) hits
390 system.cpu.dcache.overall_hits 199578974 # number of overall hits
391 system.cpu.dcache.ReadReq_misses 1241463 # number of ReadReq misses
392 system.cpu.dcache.WriteReq_misses 1459909 # number of WriteReq misses
393 system.cpu.dcache.LoadLockedReq_misses 57 # number of LoadLockedReq misses
394 system.cpu.dcache.demand_misses 2701372 # number of demand (read+write) misses
395 system.cpu.dcache.overall_misses 2701372 # number of overall misses
396 system.cpu.dcache.ReadReq_miss_latency 14210039000 # number of ReadReq miss cycles
397 system.cpu.dcache.WriteReq_miss_latency 24949440994 # number of WriteReq miss cycles
398 system.cpu.dcache.LoadLockedReq_miss_latency 510000 # number of LoadLockedReq miss cycles
399 system.cpu.dcache.demand_miss_latency 39159479994 # number of demand (read+write) miss cycles
400 system.cpu.dcache.overall_miss_latency 39159479994 # number of overall miss cycles
401 system.cpu.dcache.ReadReq_accesses 148041040 # number of ReadReq accesses(hits+misses)
402 system.cpu.dcache.WriteReq_accesses 54239306 # number of WriteReq accesses(hits+misses)
403 system.cpu.dcache.LoadLockedReq_accesses 2522297 # number of LoadLockedReq accesses(hits+misses)
404 system.cpu.dcache.StoreCondReq_accesses 2231846 # number of StoreCondReq accesses(hits+misses)
405 system.cpu.dcache.demand_accesses 202280346 # number of demand (read+write) accesses
406 system.cpu.dcache.overall_accesses 202280346 # number of overall (read+write) accesses
407 system.cpu.dcache.ReadReq_miss_rate 0.008386 # miss rate for ReadReq accesses
408 system.cpu.dcache.WriteReq_miss_rate 0.026916 # miss rate for WriteReq accesses
409 system.cpu.dcache.LoadLockedReq_miss_rate 0.000023 # miss rate for LoadLockedReq accesses
410 system.cpu.dcache.demand_miss_rate 0.013355 # miss rate for demand accesses
411 system.cpu.dcache.overall_miss_rate 0.013355 # miss rate for overall accesses
412 system.cpu.dcache.ReadReq_avg_miss_latency 11446.204196 # average ReadReq miss latency
413 system.cpu.dcache.WriteReq_avg_miss_latency 17089.723396 # average WriteReq miss latency
414 system.cpu.dcache.LoadLockedReq_avg_miss_latency 8947.368421 # average LoadLockedReq miss latency
415 system.cpu.dcache.demand_avg_miss_latency 14496.144920 # average overall miss latency
416 system.cpu.dcache.overall_avg_miss_latency 14496.144920 # average overall miss latency
417 system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
418 system.cpu.dcache.blocked_cycles::no_targets 416000 # number of cycles access was blocked
419 system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
420 system.cpu.dcache.blocked::no_targets 55 # number of cycles access was blocked
421 system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
422 system.cpu.dcache.avg_blocked_cycles::no_targets 7563.636364 # average number of cycles each access was blocked
423 system.cpu.dcache.fast_writes 0 # number of fast writes performed
424 system.cpu.dcache.cache_copies 0 # number of cache copies performed
425 system.cpu.dcache.writebacks 1079589 # number of writebacks
426 system.cpu.dcache.ReadReq_mshr_hits 365099 # number of ReadReq MSHR hits
427 system.cpu.dcache.WriteReq_mshr_hits 1119740 # number of WriteReq MSHR hits
428 system.cpu.dcache.LoadLockedReq_mshr_hits 57 # number of LoadLockedReq MSHR hits
429 system.cpu.dcache.demand_mshr_hits 1484839 # number of demand (read+write) MSHR hits
430 system.cpu.dcache.overall_mshr_hits 1484839 # number of overall MSHR hits
431 system.cpu.dcache.ReadReq_mshr_misses 876364 # number of ReadReq MSHR misses
432 system.cpu.dcache.WriteReq_mshr_misses 340169 # number of WriteReq MSHR misses
433 system.cpu.dcache.demand_mshr_misses 1216533 # number of demand (read+write) MSHR misses
434 system.cpu.dcache.overall_mshr_misses 1216533 # number of overall MSHR misses
435 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
436 system.cpu.dcache.ReadReq_mshr_miss_latency 6322701500 # number of ReadReq MSHR miss cycles
437 system.cpu.dcache.WriteReq_mshr_miss_latency 4343796500 # number of WriteReq MSHR miss cycles
438 system.cpu.dcache.demand_mshr_miss_latency 10666498000 # number of demand (read+write) MSHR miss cycles
439 system.cpu.dcache.overall_mshr_miss_latency 10666498000 # number of overall MSHR miss cycles
440 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
441 system.cpu.dcache.ReadReq_mshr_miss_rate 0.005920 # mshr miss rate for ReadReq accesses
442 system.cpu.dcache.WriteReq_mshr_miss_rate 0.006272 # mshr miss rate for WriteReq accesses
443 system.cpu.dcache.demand_mshr_miss_rate 0.006014 # mshr miss rate for demand accesses
444 system.cpu.dcache.overall_mshr_miss_rate 0.006014 # mshr miss rate for overall accesses
445 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7214.697888 # average ReadReq mshr miss latency
446 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 12769.524854 # average WriteReq mshr miss latency
447 system.cpu.dcache.demand_avg_mshr_miss_latency 8767.947931 # average overall mshr miss latency
448 system.cpu.dcache.overall_avg_mshr_miss_latency 8767.947931 # average overall mshr miss latency
449 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
450 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
451 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
452 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
453 system.cpu.l2cache.replacements 218992 # number of replacements
454 system.cpu.l2cache.tagsinuse 21041.730576 # Cycle average of tags in use
455 system.cpu.l2cache.total_refs 1568543 # Total number of references to valid blocks.
456 system.cpu.l2cache.sampled_refs 239349 # Sample count of references to valid blocks.
457 system.cpu.l2cache.avg_refs 6.553372 # Average number of references to valid blocks.
458 system.cpu.l2cache.warmup_cycle 207293372000 # Cycle when the warmup percentage was hit.
459 system.cpu.l2cache.occ_blocks::0 7594.160868 # Average occupied blocks per context
460 system.cpu.l2cache.occ_blocks::1 13447.569709 # Average occupied blocks per context
461 system.cpu.l2cache.occ_percent::0 0.231755 # Average percentage of cache occupancy
462 system.cpu.l2cache.occ_percent::1 0.410387 # Average percentage of cache occupancy
463 system.cpu.l2cache.ReadReq_hits 760588 # number of ReadReq hits
464 system.cpu.l2cache.Writeback_hits 1079592 # number of Writeback hits
465 system.cpu.l2cache.UpgradeReq_hits 93 # number of UpgradeReq hits
466 system.cpu.l2cache.ReadExReq_hits 232455 # number of ReadExReq hits
467 system.cpu.l2cache.demand_hits 993043 # number of demand (read+write) hits
468 system.cpu.l2cache.overall_hits 993043 # number of overall hits
469 system.cpu.l2cache.ReadReq_misses 130191 # number of ReadReq misses
470 system.cpu.l2cache.UpgradeReq_misses 36 # number of UpgradeReq misses
471 system.cpu.l2cache.ReadExReq_misses 107958 # number of ReadExReq misses
472 system.cpu.l2cache.demand_misses 238149 # number of demand (read+write) misses
473 system.cpu.l2cache.overall_misses 238149 # number of overall misses
474 system.cpu.l2cache.ReadReq_miss_latency 4453286000 # number of ReadReq miss cycles
475 system.cpu.l2cache.UpgradeReq_miss_latency 204500 # number of UpgradeReq miss cycles
476 system.cpu.l2cache.ReadExReq_miss_latency 3697103500 # number of ReadExReq miss cycles
477 system.cpu.l2cache.demand_miss_latency 8150389500 # number of demand (read+write) miss cycles
478 system.cpu.l2cache.overall_miss_latency 8150389500 # number of overall miss cycles
479 system.cpu.l2cache.ReadReq_accesses 890779 # number of ReadReq accesses(hits+misses)
480 system.cpu.l2cache.Writeback_accesses 1079592 # number of Writeback accesses(hits+misses)
481 system.cpu.l2cache.UpgradeReq_accesses 129 # number of UpgradeReq accesses(hits+misses)
482 system.cpu.l2cache.ReadExReq_accesses 340413 # number of ReadExReq accesses(hits+misses)
483 system.cpu.l2cache.demand_accesses 1231192 # number of demand (read+write) accesses
484 system.cpu.l2cache.overall_accesses 1231192 # number of overall (read+write) accesses
485 system.cpu.l2cache.ReadReq_miss_rate 0.146154 # miss rate for ReadReq accesses
486 system.cpu.l2cache.UpgradeReq_miss_rate 0.279070 # miss rate for UpgradeReq accesses
487 system.cpu.l2cache.ReadExReq_miss_rate 0.317138 # miss rate for ReadExReq accesses
488 system.cpu.l2cache.demand_miss_rate 0.193430 # miss rate for demand accesses
489 system.cpu.l2cache.overall_miss_rate 0.193430 # miss rate for overall accesses
490 system.cpu.l2cache.ReadReq_avg_miss_latency 34205.789955 # average ReadReq miss latency
491 system.cpu.l2cache.UpgradeReq_avg_miss_latency 5680.555556 # average UpgradeReq miss latency
492 system.cpu.l2cache.ReadExReq_avg_miss_latency 34245.757609 # average ReadExReq miss latency
493 system.cpu.l2cache.demand_avg_miss_latency 34223.908142 # average overall miss latency
494 system.cpu.l2cache.overall_avg_miss_latency 34223.908142 # average overall miss latency
495 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
496 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
497 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
498 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
499 system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
500 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
501 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
502 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
503 system.cpu.l2cache.writebacks 171216 # number of writebacks
504 system.cpu.l2cache.ReadReq_mshr_hits 21 # number of ReadReq MSHR hits
505 system.cpu.l2cache.demand_mshr_hits 21 # number of demand (read+write) MSHR hits
506 system.cpu.l2cache.overall_mshr_hits 21 # number of overall MSHR hits
507 system.cpu.l2cache.ReadReq_mshr_misses 130170 # number of ReadReq MSHR misses
508 system.cpu.l2cache.UpgradeReq_mshr_misses 36 # number of UpgradeReq MSHR misses
509 system.cpu.l2cache.ReadExReq_mshr_misses 107958 # number of ReadExReq MSHR misses
510 system.cpu.l2cache.demand_mshr_misses 238128 # number of demand (read+write) MSHR misses
511 system.cpu.l2cache.overall_mshr_misses 238128 # number of overall MSHR misses
512 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
513 system.cpu.l2cache.ReadReq_mshr_miss_latency 4041635000 # number of ReadReq MSHR miss cycles
514 system.cpu.l2cache.UpgradeReq_mshr_miss_latency 1116000 # number of UpgradeReq MSHR miss cycles
515 system.cpu.l2cache.ReadExReq_mshr_miss_latency 3347575000 # number of ReadExReq MSHR miss cycles
516 system.cpu.l2cache.demand_mshr_miss_latency 7389210000 # number of demand (read+write) MSHR miss cycles
517 system.cpu.l2cache.overall_mshr_miss_latency 7389210000 # number of overall MSHR miss cycles
518 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
519 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.146131 # mshr miss rate for ReadReq accesses
520 system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.279070 # mshr miss rate for UpgradeReq accesses
521 system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.317138 # mshr miss rate for ReadExReq accesses
522 system.cpu.l2cache.demand_mshr_miss_rate 0.193413 # mshr miss rate for demand accesses
523 system.cpu.l2cache.overall_mshr_miss_rate 0.193413 # mshr miss rate for overall accesses
524 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31048.897595 # average ReadReq mshr miss latency
525 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency
526 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31008.123530 # average ReadExReq mshr miss latency
527 system.cpu.l2cache.demand_avg_mshr_miss_latency 31030.412215 # average overall mshr miss latency
528 system.cpu.l2cache.overall_avg_mshr_miss_latency 31030.412215 # average overall mshr miss latency
529 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
530 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
531 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
532 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
534 ---------- End Simulation Statistics ----------
projects / gem5.git / blob