2 ---------- Begin Simulation Statistics ----------
3 global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
4 global.BPredUnit.BTBHits 38046005 # Number of BTB hits
5 global.BPredUnit.BTBLookups 46765160 # Number of BTB lookups
6 global.BPredUnit.RASInCorrect 1072 # Number of incorrect RAS predictions.
7 global.BPredUnit.condIncorrect 5897447 # Number of conditional branches incorrect
8 global.BPredUnit.condPredicted 36345249 # Number of conditional branches predicted
9 global.BPredUnit.lookups 64275681 # Number of BP lookups
10 global.BPredUnit.usedRAS 12928446 # Number of times the RAS was used to get a target.
11 host_inst_rate 88491 # Simulator instruction rate (inst/s)
12 host_mem_usage 183984 # Number of bytes of host memory used
13 host_seconds 4244.22 # Real time elapsed on the host
14 host_tick_rate 69460 # Simulator tick rate (ticks/s)
15 memdepunit.memDep.conflictingLoads 64217134 # Number of conflicting loads.
16 memdepunit.memDep.conflictingStores 49870920 # Number of conflicting stores.
17 memdepunit.memDep.insertedLoads 126084683 # Number of loads inserted to the mem dependence unit.
18 memdepunit.memDep.insertedStores 92646936 # Number of stores inserted to the mem dependence unit.
19 sim_freq 1000000000000 # Frequency of simulated ticks
20 sim_insts 375574675 # Number of instructions simulated
21 sim_seconds 0.000295 # Number of seconds simulated
22 sim_ticks 294803028 # Number of ticks simulated
23 system.cpu.commit.COM:branches 44587523 # Number of branches committed
24 system.cpu.commit.COM:bw_lim_events 16167573 # number cycles where commit BW limit reached
25 system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
26 system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
27 system.cpu.commit.COM:committed_per_cycle.samples 260352657
28 system.cpu.commit.COM:committed_per_cycle.min_value 0
38 system.cpu.commit.COM:committed_per_cycle.max_value 8
39 system.cpu.commit.COM:committed_per_cycle.end_dist
41 system.cpu.commit.COM:count 398664447 # Number of instructions committed
42 system.cpu.commit.COM:loads 100651988 # Number of loads committed
43 system.cpu.commit.COM:membars 0 # Number of memory barriers committed
44 system.cpu.commit.COM:refs 174183388 # Number of memory references committed
45 system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
46 system.cpu.commit.branchMispredicts 5893264 # The number of times a branch was mispredicted
47 system.cpu.commit.commitCommittedInsts 398664447 # The number of committed instructions
48 system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
49 system.cpu.commit.commitSquashedInsts 98024957 # The number of squashed insts skipped by commit
50 system.cpu.committedInsts 375574675 # Number of Instructions Simulated
51 system.cpu.committedInsts_total 375574675 # Number of Instructions Simulated
52 system.cpu.cpi 0.784939 # CPI: Cycles Per Instruction
53 system.cpu.cpi_total 0.784939 # CPI: Total CPI of All Threads
54 system.cpu.dcache.ReadReq_accesses 94465294 # number of ReadReq accesses(hits+misses)
55 system.cpu.dcache.ReadReq_avg_miss_latency 5573.350269 # average ReadReq miss latency
56 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 5155.812183 # average ReadReq mshr miss latency
57 system.cpu.dcache.ReadReq_hits 94463621 # number of ReadReq hits
58 system.cpu.dcache.ReadReq_miss_latency 9324215 # number of ReadReq miss cycles
59 system.cpu.dcache.ReadReq_miss_rate 0.000018 # miss rate for ReadReq accesses
60 system.cpu.dcache.ReadReq_misses 1673 # number of ReadReq misses
61 system.cpu.dcache.ReadReq_mshr_hits 688 # number of ReadReq MSHR hits
62 system.cpu.dcache.ReadReq_mshr_miss_latency 5078475 # number of ReadReq MSHR miss cycles
63 system.cpu.dcache.ReadReq_mshr_miss_rate 0.000010 # mshr miss rate for ReadReq accesses
64 system.cpu.dcache.ReadReq_mshr_misses 985 # number of ReadReq MSHR misses
65 system.cpu.dcache.WriteReq_accesses 73520727 # number of WriteReq accesses(hits+misses)
66 system.cpu.dcache.WriteReq_avg_miss_latency 5442.694460 # average WriteReq miss latency
67 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 5169.706416 # average WriteReq mshr miss latency
68 system.cpu.dcache.WriteReq_hits 73508218 # number of WriteReq hits
69 system.cpu.dcache.WriteReq_miss_latency 68082665 # number of WriteReq miss cycles
70 system.cpu.dcache.WriteReq_miss_rate 0.000170 # miss rate for WriteReq accesses
71 system.cpu.dcache.WriteReq_misses 12509 # number of WriteReq misses
72 system.cpu.dcache.WriteReq_mshr_hits 9314 # number of WriteReq MSHR hits
73 system.cpu.dcache.WriteReq_mshr_miss_latency 16517212 # number of WriteReq MSHR miss cycles
74 system.cpu.dcache.WriteReq_mshr_miss_rate 0.000043 # mshr miss rate for WriteReq accesses
75 system.cpu.dcache.WriteReq_mshr_misses 3195 # number of WriteReq MSHR misses
76 system.cpu.dcache.avg_blocked_cycles_no_mshrs 2708.631579 # average number of cycles each access was blocked
77 system.cpu.dcache.avg_blocked_cycles_no_targets 3690.984252 # average number of cycles each access was blocked
78 system.cpu.dcache.avg_refs 40184.650478 # Average number of references to valid blocks.
79 system.cpu.dcache.blocked_no_mshrs 19 # number of cycles access was blocked
80 system.cpu.dcache.blocked_no_targets 2032 # number of cycles access was blocked
81 system.cpu.dcache.blocked_cycles_no_mshrs 51464 # number of cycles access was blocked
82 system.cpu.dcache.blocked_cycles_no_targets 7500080 # number of cycles access was blocked
83 system.cpu.dcache.cache_copies 0 # number of cache copies performed
84 system.cpu.dcache.demand_accesses 167986021 # number of demand (read+write) accesses
85 system.cpu.dcache.demand_avg_miss_latency 5458.107460 # average overall miss latency
86 system.cpu.dcache.demand_avg_mshr_miss_latency 5166.432297 # average overall mshr miss latency
87 system.cpu.dcache.demand_hits 167971839 # number of demand (read+write) hits
88 system.cpu.dcache.demand_miss_latency 77406880 # number of demand (read+write) miss cycles
89 system.cpu.dcache.demand_miss_rate 0.000084 # miss rate for demand accesses
90 system.cpu.dcache.demand_misses 14182 # number of demand (read+write) misses
91 system.cpu.dcache.demand_mshr_hits 10002 # number of demand (read+write) MSHR hits
92 system.cpu.dcache.demand_mshr_miss_latency 21595687 # number of demand (read+write) MSHR miss cycles
93 system.cpu.dcache.demand_mshr_miss_rate 0.000025 # mshr miss rate for demand accesses
94 system.cpu.dcache.demand_mshr_misses 4180 # number of demand (read+write) MSHR misses
95 system.cpu.dcache.fast_writes 0 # number of fast writes performed
96 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
97 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
98 system.cpu.dcache.overall_accesses 167986021 # number of overall (read+write) accesses
99 system.cpu.dcache.overall_avg_miss_latency 5458.107460 # average overall miss latency
100 system.cpu.dcache.overall_avg_mshr_miss_latency 5166.432297 # average overall mshr miss latency
101 system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
102 system.cpu.dcache.overall_hits 167971839 # number of overall hits
103 system.cpu.dcache.overall_miss_latency 77406880 # number of overall miss cycles
104 system.cpu.dcache.overall_miss_rate 0.000084 # miss rate for overall accesses
105 system.cpu.dcache.overall_misses 14182 # number of overall misses
106 system.cpu.dcache.overall_mshr_hits 10002 # number of overall MSHR hits
107 system.cpu.dcache.overall_mshr_miss_latency 21595687 # number of overall MSHR miss cycles
108 system.cpu.dcache.overall_mshr_miss_rate 0.000025 # mshr miss rate for overall accesses
109 system.cpu.dcache.overall_mshr_misses 4180 # number of overall MSHR misses
110 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
111 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
112 system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
113 system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
114 system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
115 system.cpu.dcache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
116 system.cpu.dcache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
117 system.cpu.dcache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
118 system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
119 system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
120 system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
121 system.cpu.dcache.replacements 784 # number of replacements
122 system.cpu.dcache.sampled_refs 4180 # Sample count of references to valid blocks.
123 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
124 system.cpu.dcache.tagsinuse 3190.140908 # Cycle average of tags in use
125 system.cpu.dcache.total_refs 167971839 # Total number of references to valid blocks.
126 system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
127 system.cpu.dcache.writebacks 637 # number of writebacks
128 system.cpu.decode.DECODE:BlockedCycles 19324711 # Number of cycles decode is blocked
129 system.cpu.decode.DECODE:BranchMispred 4274 # Number of times decode detected a branch misprediction
130 system.cpu.decode.DECODE:BranchResolved 11555430 # Number of times decode resolved a branch
131 system.cpu.decode.DECODE:DecodedInsts 538406721 # Number of instructions handled by decode
132 system.cpu.decode.DECODE:IdleCycles 137426232 # Number of cycles decode is idle
133 system.cpu.decode.DECODE:RunCycles 102617017 # Number of cycles decode is running
134 system.cpu.decode.DECODE:SquashCycles 16124012 # Number of cycles decode is squashing
135 system.cpu.decode.DECODE:SquashedInsts 12594 # Number of squashed instructions handled by decode
136 system.cpu.decode.DECODE:UnblockCycles 984698 # Number of cycles decode is unblocking
137 system.cpu.fetch.Branches 64275681 # Number of branches that fetch encountered
138 system.cpu.fetch.CacheLines 66044385 # Number of cache lines fetched
139 system.cpu.fetch.Cycles 172472243 # Number of cycles fetch has run and was not squashing or blocked
140 system.cpu.fetch.IcacheSquashes 1233740 # Number of outstanding Icache misses that were squashed
141 system.cpu.fetch.Insts 552850318 # Number of instructions fetch has processed
142 system.cpu.fetch.SquashCycles 6527825 # Number of cycles fetch has spent squashing
143 system.cpu.fetch.branchRate 0.232481 # Number of branch fetches per cycle
144 system.cpu.fetch.icacheStallCycles 66044385 # Number of cycles fetch is stalled on an Icache miss
145 system.cpu.fetch.predictedBranches 50974451 # Number of branches that fetch has predicted taken
146 system.cpu.fetch.rate 1.999627 # Number of inst fetches per cycle
147 system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total)
148 system.cpu.fetch.rateDist.samples 276476670
149 system.cpu.fetch.rateDist.min_value 0
159 system.cpu.fetch.rateDist.max_value 8
160 system.cpu.fetch.rateDist.end_dist
162 system.cpu.icache.ReadReq_accesses 66044384 # number of ReadReq accesses(hits+misses)
163 system.cpu.icache.ReadReq_avg_miss_latency 4697.455355 # average ReadReq miss latency
164 system.cpu.icache.ReadReq_avg_mshr_miss_latency 3736.572860 # average ReadReq mshr miss latency
165 system.cpu.icache.ReadReq_hits 66039333 # number of ReadReq hits
166 system.cpu.icache.ReadReq_miss_latency 23726847 # number of ReadReq miss cycles
167 system.cpu.icache.ReadReq_miss_rate 0.000076 # miss rate for ReadReq accesses
168 system.cpu.icache.ReadReq_misses 5051 # number of ReadReq misses
169 system.cpu.icache.ReadReq_mshr_hits 1160 # number of ReadReq MSHR hits
170 system.cpu.icache.ReadReq_mshr_miss_latency 14539005 # number of ReadReq MSHR miss cycles
171 system.cpu.icache.ReadReq_mshr_miss_rate 0.000059 # mshr miss rate for ReadReq accesses
172 system.cpu.icache.ReadReq_mshr_misses 3891 # number of ReadReq MSHR misses
173 system.cpu.icache.avg_blocked_cycles_no_mshrs no value # average number of cycles each access was blocked
174 system.cpu.icache.avg_blocked_cycles_no_targets 5023.260870 # average number of cycles each access was blocked
175 system.cpu.icache.avg_refs 16972.329221 # Average number of references to valid blocks.
176 system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
177 system.cpu.icache.blocked_no_targets 69 # number of cycles access was blocked
178 system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
179 system.cpu.icache.blocked_cycles_no_targets 346605 # number of cycles access was blocked
180 system.cpu.icache.cache_copies 0 # number of cache copies performed
181 system.cpu.icache.demand_accesses 66044384 # number of demand (read+write) accesses
182 system.cpu.icache.demand_avg_miss_latency 4697.455355 # average overall miss latency
183 system.cpu.icache.demand_avg_mshr_miss_latency 3736.572860 # average overall mshr miss latency
184 system.cpu.icache.demand_hits 66039333 # number of demand (read+write) hits
185 system.cpu.icache.demand_miss_latency 23726847 # number of demand (read+write) miss cycles
186 system.cpu.icache.demand_miss_rate 0.000076 # miss rate for demand accesses
187 system.cpu.icache.demand_misses 5051 # number of demand (read+write) misses
188 system.cpu.icache.demand_mshr_hits 1160 # number of demand (read+write) MSHR hits
189 system.cpu.icache.demand_mshr_miss_latency 14539005 # number of demand (read+write) MSHR miss cycles
190 system.cpu.icache.demand_mshr_miss_rate 0.000059 # mshr miss rate for demand accesses
191 system.cpu.icache.demand_mshr_misses 3891 # number of demand (read+write) MSHR misses
192 system.cpu.icache.fast_writes 0 # number of fast writes performed
193 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
194 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
195 system.cpu.icache.overall_accesses 66044384 # number of overall (read+write) accesses
196 system.cpu.icache.overall_avg_miss_latency 4697.455355 # average overall miss latency
197 system.cpu.icache.overall_avg_mshr_miss_latency 3736.572860 # average overall mshr miss latency
198 system.cpu.icache.overall_avg_mshr_uncacheable_latency no value # average overall mshr uncacheable latency
199 system.cpu.icache.overall_hits 66039333 # number of overall hits
200 system.cpu.icache.overall_miss_latency 23726847 # number of overall miss cycles
201 system.cpu.icache.overall_miss_rate 0.000076 # miss rate for overall accesses
202 system.cpu.icache.overall_misses 5051 # number of overall misses
203 system.cpu.icache.overall_mshr_hits 1160 # number of overall MSHR hits
204 system.cpu.icache.overall_mshr_miss_latency 14539005 # number of overall MSHR miss cycles
205 system.cpu.icache.overall_mshr_miss_rate 0.000059 # mshr miss rate for overall accesses
206 system.cpu.icache.overall_mshr_misses 3891 # number of overall MSHR misses
207 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
208 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
209 system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
210 system.cpu.icache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
211 system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
212 system.cpu.icache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
213 system.cpu.icache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
214 system.cpu.icache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
215 system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
216 system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
217 system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
218 system.cpu.icache.replacements 1971 # number of replacements
219 system.cpu.icache.sampled_refs 3891 # Sample count of references to valid blocks.
220 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
221 system.cpu.icache.tagsinuse 1776.887115 # Cycle average of tags in use
222 system.cpu.icache.total_refs 66039333 # Total number of references to valid blocks.
223 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
224 system.cpu.icache.writebacks 0 # number of writebacks
225 system.cpu.idleCycles 18326359 # Total number of cycles that the CPU has spent unscheduled due to idling
226 system.cpu.iew.EXEC:branches 51280930 # Number of branches executed
227 system.cpu.iew.EXEC:nop 27455299 # number of nop insts executed
228 system.cpu.iew.EXEC:rate 1.521589 # Inst execution rate
229 system.cpu.iew.EXEC:refs 191354897 # number of memory reference insts executed
230 system.cpu.iew.EXEC:stores 79285920 # Number of stores executed
231 system.cpu.iew.EXEC:swp 0 # number of swp insts executed
232 system.cpu.iew.WB:consumers 293982680 # num instructions consuming a value
233 system.cpu.iew.WB:count 415403944 # cumulative count of insts written-back
234 system.cpu.iew.WB:fanout 0.694108 # average fanout of values written-back
235 system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
236 system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
237 system.cpu.iew.WB:producers 204055700 # num instructions producing a value
238 system.cpu.iew.WB:rate 1.502492 # insts written-back per cycle
239 system.cpu.iew.WB:sent 416259284 # cumulative count of insts sent to commit
240 system.cpu.iew.branchMispredicts 6316593 # Number of branch mispredicts detected at execute
241 system.cpu.iew.iewBlockCycles 2856011 # Number of cycles IEW is blocking
242 system.cpu.iew.iewDispLoadInsts 126084683 # Number of dispatched load instructions
243 system.cpu.iew.iewDispNonSpecInsts 240 # Number of dispatched non-speculative instructions
244 system.cpu.iew.iewDispSquashedInsts 7411275 # Number of squashed instructions skipped by dispatch
245 system.cpu.iew.iewDispStoreInsts 92646936 # Number of dispatched store instructions
246 system.cpu.iew.iewDispatchedInsts 496689311 # Number of instructions dispatched to IQ
247 system.cpu.iew.iewExecLoadInsts 112068977 # Number of load instructions executed
248 system.cpu.iew.iewExecSquashedInsts 8996952 # Number of squashed instructions skipped in execute
249 system.cpu.iew.iewExecutedInsts 420683841 # Number of executed instructions
250 system.cpu.iew.iewIQFullEvents 114816 # Number of times the IQ has become full, causing a stall
251 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
252 system.cpu.iew.iewLSQFullEvents 1986 # Number of times the LSQ has become full, causing a stall
253 system.cpu.iew.iewSquashCycles 16124012 # Number of cycles IEW is squashing
254 system.cpu.iew.iewUnblockCycles 416926 # Number of cycles IEW is unblocking
255 system.cpu.iew.lsq.thread.0.blockedLoads 183286 # Number of blocked loads due to partial load-store forwarding
256 system.cpu.iew.lsq.thread.0.cacheBlocked 727659 # Number of times an access to memory failed due to the cache being blocked
257 system.cpu.iew.lsq.thread.0.forwLoads 9888553 # Number of loads that had data forwarded from stores
258 system.cpu.iew.lsq.thread.0.ignoredResponses 47660 # Number of memory responses ignored because the instruction is squashed
259 system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
260 system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
261 system.cpu.iew.lsq.thread.0.memOrderViolation 81366 # Number of memory ordering violations
262 system.cpu.iew.lsq.thread.0.rescheduledLoads 183286 # Number of loads that were rescheduled
263 system.cpu.iew.lsq.thread.0.squashedLoads 25432695 # Number of loads squashed
264 system.cpu.iew.lsq.thread.0.squashedStores 19115536 # Number of stores squashed
265 system.cpu.iew.memOrderViolationEvents 81366 # Number of memory order violations
266 system.cpu.iew.predictedNotTakenIncorrect 996952 # Number of branches that were predicted not taken incorrectly
267 system.cpu.iew.predictedTakenIncorrect 5319641 # Number of branches that were predicted taken incorrectly
268 system.cpu.ipc 1.273985 # IPC: Instructions Per Cycle
269 system.cpu.ipc_total 1.273985 # IPC: Total IPC of All Threads
270 system.cpu.iq.ISSUE:FU_type_0 429680793 # Type of FU issued
271 system.cpu.iq.ISSUE:FU_type_0.start_dist
272 (null) 33581 0.01% # Type of FU issued
273 IntAlu 167723328 39.03% # Type of FU issued
274 IntMult 2137299 0.50% # Type of FU issued
275 IntDiv 0 0.00% # Type of FU issued
276 FloatAdd 34928239 8.13% # Type of FU issued
277 FloatCmp 8071357 1.88% # Type of FU issued
278 FloatCvt 3141242 0.73% # Type of FU issued
279 FloatMult 16626981 3.87% # Type of FU issued
280 FloatDiv 1577676 0.37% # Type of FU issued
281 FloatSqrt 0 0.00% # Type of FU issued
282 MemRead 114426564 26.63% # Type of FU issued
283 MemWrite 81014526 18.85% # Type of FU issued
284 IprAccess 0 0.00% # Type of FU issued
285 InstPrefetch 0 0.00% # Type of FU issued
286 system.cpu.iq.ISSUE:FU_type_0.end_dist
287 system.cpu.iq.ISSUE:fu_busy_cnt 9055324 # FU busy when requested
288 system.cpu.iq.ISSUE:fu_busy_rate 0.021075 # FU busy rate (busy events/executed inst)
289 system.cpu.iq.ISSUE:fu_full.start_dist
290 (null) 0 0.00% # attempts to use FU when none available
291 IntAlu 66610 0.74% # attempts to use FU when none available
292 IntMult 0 0.00% # attempts to use FU when none available
293 IntDiv 0 0.00% # attempts to use FU when none available
294 FloatAdd 110487 1.22% # attempts to use FU when none available
295 FloatCmp 35273 0.39% # attempts to use FU when none available
296 FloatCvt 2828 0.03% # attempts to use FU when none available
297 FloatMult 2149754 23.74% # attempts to use FU when none available
298 FloatDiv 664669 7.34% # attempts to use FU when none available
299 FloatSqrt 0 0.00% # attempts to use FU when none available
300 MemRead 4545406 50.20% # attempts to use FU when none available
301 MemWrite 1480297 16.35% # attempts to use FU when none available
302 IprAccess 0 0.00% # attempts to use FU when none available
303 InstPrefetch 0 0.00% # attempts to use FU when none available
304 system.cpu.iq.ISSUE:fu_full.end_dist
305 system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle
306 system.cpu.iq.ISSUE:issued_per_cycle.samples 276476670
307 system.cpu.iq.ISSUE:issued_per_cycle.min_value 0
317 system.cpu.iq.ISSUE:issued_per_cycle.max_value 8
318 system.cpu.iq.ISSUE:issued_per_cycle.end_dist
320 system.cpu.iq.ISSUE:rate 1.554130 # Inst issue rate
321 system.cpu.iq.iqInstsAdded 469233772 # Number of instructions added to the IQ (excludes non-spec)
322 system.cpu.iq.iqInstsIssued 429680793 # Number of instructions issued
323 system.cpu.iq.iqNonSpecInstsAdded 240 # Number of non-speculative instructions added to the IQ
324 system.cpu.iq.iqSquashedInstsExamined 93305351 # Number of squashed instructions iterated over during squash; mainly for profiling
325 system.cpu.iq.iqSquashedInstsIssued 1513608 # Number of squashed instructions issued
326 system.cpu.iq.iqSquashedNonSpecRemoved 25 # Number of squashed non-spec instructions that were removed
327 system.cpu.iq.iqSquashedOperandsExamined 71392848 # Number of squashed operands that are examined and possibly removed from graph
328 system.cpu.l2cache.ReadReq_accesses 8070 # number of ReadReq accesses(hits+misses)
329 system.cpu.l2cache.ReadReq_avg_miss_latency 4399.297838 # average ReadReq miss latency
330 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 2193.473956 # average ReadReq mshr miss latency
331 system.cpu.l2cache.ReadReq_hits 717 # number of ReadReq hits
332 system.cpu.l2cache.ReadReq_miss_latency 32348037 # number of ReadReq miss cycles
333 system.cpu.l2cache.ReadReq_miss_rate 0.911152 # miss rate for ReadReq accesses
334 system.cpu.l2cache.ReadReq_misses 7353 # number of ReadReq misses
335 system.cpu.l2cache.ReadReq_mshr_miss_latency 16128614 # number of ReadReq MSHR miss cycles
336 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.911152 # mshr miss rate for ReadReq accesses
337 system.cpu.l2cache.ReadReq_mshr_misses 7353 # number of ReadReq MSHR misses
338 system.cpu.l2cache.WriteReqNoAck|Writeback_accesses 637 # number of WriteReqNoAck|Writeback accesses(hits+misses)
339 system.cpu.l2cache.WriteReqNoAck|Writeback_hits 637 # number of WriteReqNoAck|Writeback hits
340 system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
341 system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
342 system.cpu.l2cache.avg_refs 0.184143 # Average number of references to valid blocks.
343 system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
344 system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
345 system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
346 system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
347 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
348 system.cpu.l2cache.demand_accesses 8070 # number of demand (read+write) accesses
349 system.cpu.l2cache.demand_avg_miss_latency 4399.297838 # average overall miss latency
350 system.cpu.l2cache.demand_avg_mshr_miss_latency 2193.473956 # average overall mshr miss latency
351 system.cpu.l2cache.demand_hits 717 # number of demand (read+write) hits
352 system.cpu.l2cache.demand_miss_latency 32348037 # number of demand (read+write) miss cycles
353 system.cpu.l2cache.demand_miss_rate 0.911152 # miss rate for demand accesses
354 system.cpu.l2cache.demand_misses 7353 # number of demand (read+write) misses
355 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
356 system.cpu.l2cache.demand_mshr_miss_latency 16128614 # number of demand (read+write) MSHR miss cycles
357 system.cpu.l2cache.demand_mshr_miss_rate 0.911152 # mshr miss rate for demand accesses
358 system.cpu.l2cache.demand_mshr_misses 7353 # number of demand (read+write) MSHR misses
359 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
360 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
361 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
362 system.cpu.l2cache.overall_accesses 8707 # number of overall (read+write) accesses
363 system.cpu.l2cache.overall_avg_miss_latency 4399.297838 # average overall miss latency
364 system.cpu.l2cache.overall_avg_mshr_miss_latency 2193.473956 # average overall mshr miss latency
365 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
366 system.cpu.l2cache.overall_hits 1354 # number of overall hits
367 system.cpu.l2cache.overall_miss_latency 32348037 # number of overall miss cycles
368 system.cpu.l2cache.overall_miss_rate 0.844493 # miss rate for overall accesses
369 system.cpu.l2cache.overall_misses 7353 # number of overall misses
370 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
371 system.cpu.l2cache.overall_mshr_miss_latency 16128614 # number of overall MSHR miss cycles
372 system.cpu.l2cache.overall_mshr_miss_rate 0.844493 # mshr miss rate for overall accesses
373 system.cpu.l2cache.overall_mshr_misses 7353 # number of overall MSHR misses
374 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
375 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
376 system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
377 system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
378 system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
379 system.cpu.l2cache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
380 system.cpu.l2cache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
381 system.cpu.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
382 system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
383 system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
384 system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
385 system.cpu.l2cache.replacements 0 # number of replacements
386 system.cpu.l2cache.sampled_refs 7353 # Sample count of references to valid blocks.
387 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
388 system.cpu.l2cache.tagsinuse 6415.706550 # Cycle average of tags in use
389 system.cpu.l2cache.total_refs 1354 # Total number of references to valid blocks.
390 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
391 system.cpu.l2cache.writebacks 0 # number of writebacks
392 system.cpu.numCycles 276476670 # number of cpu cycles simulated
393 system.cpu.rename.RENAME:BlockCycles 8743693 # Number of cycles rename is blocking
394 system.cpu.rename.RENAME:CommittedMaps 259532206 # Number of HB maps that are committed
395 system.cpu.rename.RENAME:IQFullEvents 653030 # Number of times rename has blocked due to IQ full
396 system.cpu.rename.RENAME:IdleCycles 142074266 # Number of cycles rename is idle
397 system.cpu.rename.RENAME:LSQFullEvents 8196045 # Number of times rename has blocked due to LSQ full
398 system.cpu.rename.RENAME:ROBFullEvents 109 # Number of times rename has blocked due to ROB full
399 system.cpu.rename.RENAME:RenameLookups 687565953 # Number of register rename lookups that rename has made
400 system.cpu.rename.RENAME:RenamedInsts 524563034 # Number of instructions processed by rename
401 system.cpu.rename.RENAME:RenamedOperands 338654872 # Number of destination operands rename has renamed
402 system.cpu.rename.RENAME:RunCycles 98656303 # Number of cycles rename is running
403 system.cpu.rename.RENAME:SquashCycles 16124012 # Number of cycles rename is squashing
404 system.cpu.rename.RENAME:UnblockCycles 9950983 # Number of cycles rename is unblocking
405 system.cpu.rename.RENAME:UndoneMaps 79122666 # Number of HB maps that are undone due to squashing
406 system.cpu.rename.RENAME:serializeStallCycles 927413 # count of cycles rename stalled for serializing inst
407 system.cpu.rename.RENAME:serializingInsts 40317 # count of serializing insts renamed
408 system.cpu.rename.RENAME:skidInsts 23109451 # count of insts added to the skid buffer
409 system.cpu.rename.RENAME:tempSerializingInsts 249 # count of temporary serializing insts renamed
410 system.cpu.timesIdled 6216 # Number of times that the entire CPU went into an idle state and unscheduled itself
411 system.cpu.workload.PROG:num_syscalls 215 # Number of system calls
413 ---------- End Simulation Statistics ----------
projects / gem5.git / blob