2 ---------- Begin Simulation Statistics ----------
3 global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
4 global.BPredUnit.BTBHits 542 # Number of BTB hits
5 global.BPredUnit.BTBLookups 1938 # Number of BTB lookups
6 global.BPredUnit.RASInCorrect 48 # Number of incorrect RAS predictions.
7 global.BPredUnit.condIncorrect 420 # Number of conditional branches incorrect
8 global.BPredUnit.condPredicted 1304 # Number of conditional branches predicted
9 global.BPredUnit.lookups 2256 # Number of BP lookups
10 global.BPredUnit.usedRAS 291 # Number of times the RAS was used to get a target.
11 host_inst_rate 41797 # Simulator instruction rate (inst/s)
12 host_mem_usage 160344 # Number of bytes of host memory used
13 host_seconds 0.13 # Real time elapsed on the host
14 host_tick_rate 50948 # Simulator tick rate (ticks/s)
15 memdepunit.memDep.conflictingLoads 12 # Number of conflicting loads.
16 memdepunit.memDep.conflictingStores 259 # Number of conflicting stores.
17 memdepunit.memDep.insertedLoads 2050 # Number of loads inserted to the mem dependence unit.
18 memdepunit.memDep.insertedStores 1221 # Number of stores inserted to the mem dependence unit.
19 sim_freq 1000000000000 # Frequency of simulated ticks
20 sim_insts 5623 # Number of instructions simulated
21 sim_seconds 0.000000 # Number of seconds simulated
22 sim_ticks 6870 # Number of ticks simulated
23 system.cpu.commit.COM:branches 862 # Number of branches committed
24 system.cpu.commit.COM:bw_lim_events 74 # number cycles where commit BW limit reached
25 system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
26 system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
27 system.cpu.commit.COM:committed_per_cycle.samples 6116
28 system.cpu.commit.COM:committed_per_cycle.min_value 0
38 system.cpu.commit.COM:committed_per_cycle.max_value 8
39 system.cpu.commit.COM:committed_per_cycle.end_dist
41 system.cpu.commit.COM:count 5640 # Number of instructions committed
42 system.cpu.commit.COM:loads 979 # Number of loads committed
43 system.cpu.commit.COM:membars 0 # Number of memory barriers committed
44 system.cpu.commit.COM:refs 1791 # Number of memory references committed
45 system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
46 system.cpu.commit.branchMispredicts 337 # The number of times a branch was mispredicted
47 system.cpu.commit.commitCommittedInsts 5640 # The number of committed instructions
48 system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
49 system.cpu.commit.commitSquashedInsts 4350 # The number of squashed insts skipped by commit
50 system.cpu.committedInsts 5623 # Number of Instructions Simulated
51 system.cpu.committedInsts_total 5623 # Number of Instructions Simulated
52 system.cpu.cpi 1.221768 # CPI: Cycles Per Instruction
53 system.cpu.cpi_total 1.221768 # CPI: Total CPI of All Threads
54 system.cpu.dcache.ReadReq_accesses 1538 # number of ReadReq accesses(hits+misses)
55 system.cpu.dcache.ReadReq_avg_miss_latency 3.072000 # average ReadReq miss latency
56 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2.240000 # average ReadReq mshr miss latency
57 system.cpu.dcache.ReadReq_hits 1413 # number of ReadReq hits
58 system.cpu.dcache.ReadReq_miss_latency 384 # number of ReadReq miss cycles
59 system.cpu.dcache.ReadReq_miss_rate 0.081274 # miss rate for ReadReq accesses
60 system.cpu.dcache.ReadReq_misses 125 # number of ReadReq misses
61 system.cpu.dcache.ReadReq_mshr_hits 25 # number of ReadReq MSHR hits
62 system.cpu.dcache.ReadReq_mshr_miss_latency 224 # number of ReadReq MSHR miss cycles
63 system.cpu.dcache.ReadReq_mshr_miss_rate 0.065020 # mshr miss rate for ReadReq accesses
64 system.cpu.dcache.ReadReq_mshr_misses 100 # number of ReadReq MSHR misses
65 system.cpu.dcache.WriteReq_accesses 821 # number of WriteReq accesses(hits+misses)
66 system.cpu.dcache.WriteReq_avg_miss_latency 2.467742 # average WriteReq miss latency
67 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 2.140845 # average WriteReq mshr miss latency
68 system.cpu.dcache.WriteReq_hits 635 # number of WriteReq hits
69 system.cpu.dcache.WriteReq_miss_latency 459 # number of WriteReq miss cycles
70 system.cpu.dcache.WriteReq_miss_rate 0.226553 # miss rate for WriteReq accesses
71 system.cpu.dcache.WriteReq_misses 186 # number of WriteReq misses
72 system.cpu.dcache.WriteReq_mshr_hits 108 # number of WriteReq MSHR hits
73 system.cpu.dcache.WriteReq_mshr_miss_latency 152 # number of WriteReq MSHR miss cycles
74 system.cpu.dcache.WriteReq_mshr_miss_rate 0.086480 # mshr miss rate for WriteReq accesses
75 system.cpu.dcache.WriteReq_mshr_misses 71 # number of WriteReq MSHR misses
76 system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
77 system.cpu.dcache.avg_blocked_cycles_no_targets 0.800000 # average number of cycles each access was blocked
78 system.cpu.dcache.avg_refs 11.505618 # Average number of references to valid blocks.
79 system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked
80 system.cpu.dcache.blocked_no_targets 5 # number of cycles access was blocked
81 system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
82 system.cpu.dcache.blocked_cycles_no_targets 4 # number of cycles access was blocked
83 system.cpu.dcache.cache_copies 0 # number of cache copies performed
84 system.cpu.dcache.demand_accesses 2359 # number of demand (read+write) accesses
85 system.cpu.dcache.demand_avg_miss_latency 2.710611 # average overall miss latency
86 system.cpu.dcache.demand_avg_mshr_miss_latency 2.198830 # average overall mshr miss latency
87 system.cpu.dcache.demand_hits 2048 # number of demand (read+write) hits
88 system.cpu.dcache.demand_miss_latency 843 # number of demand (read+write) miss cycles
89 system.cpu.dcache.demand_miss_rate 0.131836 # miss rate for demand accesses
90 system.cpu.dcache.demand_misses 311 # number of demand (read+write) misses
91 system.cpu.dcache.demand_mshr_hits 133 # number of demand (read+write) MSHR hits
92 system.cpu.dcache.demand_mshr_miss_latency 376 # number of demand (read+write) MSHR miss cycles
93 system.cpu.dcache.demand_mshr_miss_rate 0.072488 # mshr miss rate for demand accesses
94 system.cpu.dcache.demand_mshr_misses 171 # number of demand (read+write) MSHR misses
95 system.cpu.dcache.fast_writes 0 # number of fast writes performed
96 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
97 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
98 system.cpu.dcache.overall_accesses 2359 # number of overall (read+write) accesses
99 system.cpu.dcache.overall_avg_miss_latency 2.710611 # average overall miss latency
100 system.cpu.dcache.overall_avg_mshr_miss_latency 2.198830 # average overall mshr miss latency
101 system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
102 system.cpu.dcache.overall_hits 2048 # number of overall hits
103 system.cpu.dcache.overall_miss_latency 843 # number of overall miss cycles
104 system.cpu.dcache.overall_miss_rate 0.131836 # miss rate for overall accesses
105 system.cpu.dcache.overall_misses 311 # number of overall misses
106 system.cpu.dcache.overall_mshr_hits 133 # number of overall MSHR hits
107 system.cpu.dcache.overall_mshr_miss_latency 376 # number of overall MSHR miss cycles
108 system.cpu.dcache.overall_mshr_miss_rate 0.072488 # mshr miss rate for overall accesses
109 system.cpu.dcache.overall_mshr_misses 171 # number of overall MSHR misses
110 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
111 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
112 system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
113 system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
114 system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
115 system.cpu.dcache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
116 system.cpu.dcache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
117 system.cpu.dcache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
118 system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
119 system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
120 system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
121 system.cpu.dcache.replacements 0 # number of replacements
122 system.cpu.dcache.sampled_refs 178 # Sample count of references to valid blocks.
123 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
124 system.cpu.dcache.tagsinuse 119.831029 # Cycle average of tags in use
125 system.cpu.dcache.total_refs 2048 # Total number of references to valid blocks.
126 system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
127 system.cpu.dcache.writebacks 0 # number of writebacks
128 system.cpu.decode.DECODE:BlockedCycles 387 # Number of cycles decode is blocked
129 system.cpu.decode.DECODE:BranchMispred 93 # Number of times decode detected a branch misprediction
130 system.cpu.decode.DECODE:BranchResolved 185 # Number of times decode resolved a branch
131 system.cpu.decode.DECODE:DecodedInsts 12349 # Number of instructions handled by decode
132 system.cpu.decode.DECODE:IdleCycles 3542 # Number of cycles decode is idle
133 system.cpu.decode.DECODE:RunCycles 2158 # Number of cycles decode is running
134 system.cpu.decode.DECODE:SquashCycles 754 # Number of cycles decode is squashing
135 system.cpu.decode.DECODE:SquashedInsts 286 # Number of squashed instructions handled by decode
136 system.cpu.decode.DECODE:UnblockCycles 30 # Number of cycles decode is unblocking
137 system.cpu.fetch.Branches 2256 # Number of branches that fetch encountered
138 system.cpu.fetch.CacheLines 1582 # Number of cache lines fetched
139 system.cpu.fetch.Cycles 3905 # Number of cycles fetch has run and was not squashing or blocked
140 system.cpu.fetch.IcacheSquashes 148 # Number of outstanding Icache misses that were squashed
141 system.cpu.fetch.Insts 13707 # Number of instructions fetch has processed
142 system.cpu.fetch.SquashCycles 456 # Number of cycles fetch has spent squashing
143 system.cpu.fetch.branchRate 0.328336 # Number of branch fetches per cycle
144 system.cpu.fetch.icacheStallCycles 1582 # Number of cycles fetch is stalled on an Icache miss
145 system.cpu.fetch.predictedBranches 833 # Number of branches that fetch has predicted taken
146 system.cpu.fetch.rate 1.994906 # Number of inst fetches per cycle
147 system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total)
148 system.cpu.fetch.rateDist.samples 6871
149 system.cpu.fetch.rateDist.min_value 0
159 system.cpu.fetch.rateDist.max_value 8
160 system.cpu.fetch.rateDist.end_dist
162 system.cpu.icache.ReadReq_accesses 1582 # number of ReadReq accesses(hits+misses)
163 system.cpu.icache.ReadReq_avg_miss_latency 2.960245 # average ReadReq miss latency
164 system.cpu.icache.ReadReq_avg_mshr_miss_latency 1.996885 # average ReadReq mshr miss latency
165 system.cpu.icache.ReadReq_hits 1255 # number of ReadReq hits
166 system.cpu.icache.ReadReq_miss_latency 968 # number of ReadReq miss cycles
167 system.cpu.icache.ReadReq_miss_rate 0.206700 # miss rate for ReadReq accesses
168 system.cpu.icache.ReadReq_misses 327 # number of ReadReq misses
169 system.cpu.icache.ReadReq_mshr_hits 6 # number of ReadReq MSHR hits
170 system.cpu.icache.ReadReq_mshr_miss_latency 641 # number of ReadReq MSHR miss cycles
171 system.cpu.icache.ReadReq_mshr_miss_rate 0.202908 # mshr miss rate for ReadReq accesses
172 system.cpu.icache.ReadReq_mshr_misses 321 # number of ReadReq MSHR misses
173 system.cpu.icache.avg_blocked_cycles_no_mshrs no value # average number of cycles each access was blocked
174 system.cpu.icache.avg_blocked_cycles_no_targets no value # average number of cycles each access was blocked
175 system.cpu.icache.avg_refs 3.909657 # Average number of references to valid blocks.
176 system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
177 system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
178 system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
179 system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
180 system.cpu.icache.cache_copies 0 # number of cache copies performed
181 system.cpu.icache.demand_accesses 1582 # number of demand (read+write) accesses
182 system.cpu.icache.demand_avg_miss_latency 2.960245 # average overall miss latency
183 system.cpu.icache.demand_avg_mshr_miss_latency 1.996885 # average overall mshr miss latency
184 system.cpu.icache.demand_hits 1255 # number of demand (read+write) hits
185 system.cpu.icache.demand_miss_latency 968 # number of demand (read+write) miss cycles
186 system.cpu.icache.demand_miss_rate 0.206700 # miss rate for demand accesses
187 system.cpu.icache.demand_misses 327 # number of demand (read+write) misses
188 system.cpu.icache.demand_mshr_hits 6 # number of demand (read+write) MSHR hits
189 system.cpu.icache.demand_mshr_miss_latency 641 # number of demand (read+write) MSHR miss cycles
190 system.cpu.icache.demand_mshr_miss_rate 0.202908 # mshr miss rate for demand accesses
191 system.cpu.icache.demand_mshr_misses 321 # number of demand (read+write) MSHR misses
192 system.cpu.icache.fast_writes 0 # number of fast writes performed
193 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
194 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
195 system.cpu.icache.overall_accesses 1582 # number of overall (read+write) accesses
196 system.cpu.icache.overall_avg_miss_latency 2.960245 # average overall miss latency
197 system.cpu.icache.overall_avg_mshr_miss_latency 1.996885 # average overall mshr miss latency
198 system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
199 system.cpu.icache.overall_hits 1255 # number of overall hits
200 system.cpu.icache.overall_miss_latency 968 # number of overall miss cycles
201 system.cpu.icache.overall_miss_rate 0.206700 # miss rate for overall accesses
202 system.cpu.icache.overall_misses 327 # number of overall misses
203 system.cpu.icache.overall_mshr_hits 6 # number of overall MSHR hits
204 system.cpu.icache.overall_mshr_miss_latency 641 # number of overall MSHR miss cycles
205 system.cpu.icache.overall_mshr_miss_rate 0.202908 # mshr miss rate for overall accesses
206 system.cpu.icache.overall_mshr_misses 321 # number of overall MSHR misses
207 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
208 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
209 system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
210 system.cpu.icache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
211 system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
212 system.cpu.icache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
213 system.cpu.icache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
214 system.cpu.icache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
215 system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
216 system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
217 system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
218 system.cpu.icache.replacements 0 # number of replacements
219 system.cpu.icache.sampled_refs 321 # Sample count of references to valid blocks.
220 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
221 system.cpu.icache.tagsinuse 176.393247 # Cycle average of tags in use
222 system.cpu.icache.total_refs 1255 # Total number of references to valid blocks.
223 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
224 system.cpu.icache.writebacks 0 # number of writebacks
225 system.cpu.iew.EXEC:branches 1206 # Number of branches executed
226 system.cpu.iew.EXEC:insts 7969 # Number of executed instructions
227 system.cpu.iew.EXEC:loads 1610 # Number of load instructions executed
228 system.cpu.iew.EXEC:nop 37 # number of nop insts executed
229 system.cpu.iew.EXEC:rate 1.159802 # Inst execution rate
230 system.cpu.iew.EXEC:refs 2599 # number of memory reference insts executed
231 system.cpu.iew.EXEC:squashedInsts 419 # Number of squashed instructions skipped in execute
232 system.cpu.iew.EXEC:stores 989 # Number of stores executed
233 system.cpu.iew.EXEC:swp 0 # number of swp insts executed
234 system.cpu.iew.WB:consumers 5438 # num instructions consuming a value
235 system.cpu.iew.WB:count 7722 # cumulative count of insts written-back
236 system.cpu.iew.WB:fanout 0.744575 # average fanout of values written-back
237 system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
238 system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
239 system.cpu.iew.WB:producers 4049 # num instructions producing a value
240 system.cpu.iew.WB:rate 1.123854 # insts written-back per cycle
241 system.cpu.iew.WB:sent 7762 # cumulative count of insts sent to commit
242 system.cpu.iew.branchMispredicts 393 # Number of branch mispredicts detected at execute
243 system.cpu.iew.iewBlockCycles 4 # Number of cycles IEW is blocking
244 system.cpu.iew.iewDispLoadInsts 2050 # Number of dispatched load instructions
245 system.cpu.iew.iewDispNonSpecInsts 21 # Number of dispatched non-speculative instructions
246 system.cpu.iew.iewDispSquashedInsts 272 # Number of squashed instructions skipped by dispatch
247 system.cpu.iew.iewDispStoreInsts 1221 # Number of dispatched store instructions
248 system.cpu.iew.iewDispatchedInsts 9990 # Number of instructions dispatched to IQ
249 system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall
250 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
251 system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall
252 system.cpu.iew.iewSquashCycles 754 # Number of cycles IEW is squashing
253 system.cpu.iew.iewUnblockCycles 0 # Number of cycles IEW is unblocking
254 system.cpu.iew.lsq.thread.0.blockedLoads 1 # Number of blocked loads due to partial load-store forwarding
255 system.cpu.iew.lsq.thread.0.cacheBlocked 5 # Number of times an access to memory failed due to the cache being blocked
256 system.cpu.iew.lsq.thread.0.forwLoads 55 # Number of loads that had data forwarded from stores
257 system.cpu.iew.lsq.thread.0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed
258 system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address
259 system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
260 system.cpu.iew.lsq.thread.0.rescheduledLoads 1 # Number of loads that were rescheduled
261 system.cpu.iew.lsq.thread.0.squashedLoads 1071 # Number of loads squashed
262 system.cpu.iew.lsq.thread.0.squashedStores 409 # Number of stores squashed
263 system.cpu.iew.memOrderViolationEvents 41 # Number of memory order violations
264 system.cpu.iew.predictedNotTakenIncorrect 296 # Number of branches that were predicted not taken incorrectly
265 system.cpu.iew.predictedTakenIncorrect 97 # Number of branches that were predicted taken incorrectly
266 system.cpu.ipc 0.818486 # IPC: Instructions Per Cycle
267 system.cpu.ipc_total 0.818486 # IPC: Total IPC of All Threads
268 system.cpu.iq.IQ:residence:(null).start_dist # cycles from dispatch to issue
269 system.cpu.iq.IQ:residence:(null).samples 0
270 system.cpu.iq.IQ:residence:(null).min_value 0
321 system.cpu.iq.IQ:residence:(null).max_value 0
322 system.cpu.iq.IQ:residence:(null).end_dist
324 system.cpu.iq.IQ:residence:IntAlu.start_dist # cycles from dispatch to issue
325 system.cpu.iq.IQ:residence:IntAlu.samples 0
326 system.cpu.iq.IQ:residence:IntAlu.min_value 0
377 system.cpu.iq.IQ:residence:IntAlu.max_value 0
378 system.cpu.iq.IQ:residence:IntAlu.end_dist
380 system.cpu.iq.IQ:residence:IntMult.start_dist # cycles from dispatch to issue
381 system.cpu.iq.IQ:residence:IntMult.samples 0
382 system.cpu.iq.IQ:residence:IntMult.min_value 0
433 system.cpu.iq.IQ:residence:IntMult.max_value 0
434 system.cpu.iq.IQ:residence:IntMult.end_dist
436 system.cpu.iq.IQ:residence:IntDiv.start_dist # cycles from dispatch to issue
437 system.cpu.iq.IQ:residence:IntDiv.samples 0
438 system.cpu.iq.IQ:residence:IntDiv.min_value 0
489 system.cpu.iq.IQ:residence:IntDiv.max_value 0
490 system.cpu.iq.IQ:residence:IntDiv.end_dist
492 system.cpu.iq.IQ:residence:FloatAdd.start_dist # cycles from dispatch to issue
493 system.cpu.iq.IQ:residence:FloatAdd.samples 0
494 system.cpu.iq.IQ:residence:FloatAdd.min_value 0
545 system.cpu.iq.IQ:residence:FloatAdd.max_value 0
546 system.cpu.iq.IQ:residence:FloatAdd.end_dist
548 system.cpu.iq.IQ:residence:FloatCmp.start_dist # cycles from dispatch to issue
549 system.cpu.iq.IQ:residence:FloatCmp.samples 0
550 system.cpu.iq.IQ:residence:FloatCmp.min_value 0
601 system.cpu.iq.IQ:residence:FloatCmp.max_value 0
602 system.cpu.iq.IQ:residence:FloatCmp.end_dist
604 system.cpu.iq.IQ:residence:FloatCvt.start_dist # cycles from dispatch to issue
605 system.cpu.iq.IQ:residence:FloatCvt.samples 0
606 system.cpu.iq.IQ:residence:FloatCvt.min_value 0
657 system.cpu.iq.IQ:residence:FloatCvt.max_value 0
658 system.cpu.iq.IQ:residence:FloatCvt.end_dist
660 system.cpu.iq.IQ:residence:FloatMult.start_dist # cycles from dispatch to issue
661 system.cpu.iq.IQ:residence:FloatMult.samples 0
662 system.cpu.iq.IQ:residence:FloatMult.min_value 0
713 system.cpu.iq.IQ:residence:FloatMult.max_value 0
714 system.cpu.iq.IQ:residence:FloatMult.end_dist
716 system.cpu.iq.IQ:residence:FloatDiv.start_dist # cycles from dispatch to issue
717 system.cpu.iq.IQ:residence:FloatDiv.samples 0
718 system.cpu.iq.IQ:residence:FloatDiv.min_value 0
769 system.cpu.iq.IQ:residence:FloatDiv.max_value 0
770 system.cpu.iq.IQ:residence:FloatDiv.end_dist
772 system.cpu.iq.IQ:residence:FloatSqrt.start_dist # cycles from dispatch to issue
773 system.cpu.iq.IQ:residence:FloatSqrt.samples 0
774 system.cpu.iq.IQ:residence:FloatSqrt.min_value 0
825 system.cpu.iq.IQ:residence:FloatSqrt.max_value 0
826 system.cpu.iq.IQ:residence:FloatSqrt.end_dist
828 system.cpu.iq.IQ:residence:MemRead.start_dist # cycles from dispatch to issue
829 system.cpu.iq.IQ:residence:MemRead.samples 0
830 system.cpu.iq.IQ:residence:MemRead.min_value 0
881 system.cpu.iq.IQ:residence:MemRead.max_value 0
882 system.cpu.iq.IQ:residence:MemRead.end_dist
884 system.cpu.iq.IQ:residence:MemWrite.start_dist # cycles from dispatch to issue
885 system.cpu.iq.IQ:residence:MemWrite.samples 0
886 system.cpu.iq.IQ:residence:MemWrite.min_value 0
937 system.cpu.iq.IQ:residence:MemWrite.max_value 0
938 system.cpu.iq.IQ:residence:MemWrite.end_dist
940 system.cpu.iq.IQ:residence:IprAccess.start_dist # cycles from dispatch to issue
941 system.cpu.iq.IQ:residence:IprAccess.samples 0
942 system.cpu.iq.IQ:residence:IprAccess.min_value 0
993 system.cpu.iq.IQ:residence:IprAccess.max_value 0
994 system.cpu.iq.IQ:residence:IprAccess.end_dist
996 system.cpu.iq.IQ:residence:InstPrefetch.start_dist # cycles from dispatch to issue
997 system.cpu.iq.IQ:residence:InstPrefetch.samples 0
998 system.cpu.iq.IQ:residence:InstPrefetch.min_value 0
1049 system.cpu.iq.IQ:residence:InstPrefetch.max_value 0
1050 system.cpu.iq.IQ:residence:InstPrefetch.end_dist
1052 system.cpu.iq.ISSUE:(null)_delay.start_dist # cycles from operands ready to issue
1053 system.cpu.iq.ISSUE:(null)_delay.samples 0
1054 system.cpu.iq.ISSUE:(null)_delay.min_value 0
1105 system.cpu.iq.ISSUE:(null)_delay.max_value 0
1106 system.cpu.iq.ISSUE:(null)_delay.end_dist
1108 system.cpu.iq.ISSUE:IntAlu_delay.start_dist # cycles from operands ready to issue
1109 system.cpu.iq.ISSUE:IntAlu_delay.samples 0
1110 system.cpu.iq.ISSUE:IntAlu_delay.min_value 0
1161 system.cpu.iq.ISSUE:IntAlu_delay.max_value 0
1162 system.cpu.iq.ISSUE:IntAlu_delay.end_dist
1164 system.cpu.iq.ISSUE:IntMult_delay.start_dist # cycles from operands ready to issue
1165 system.cpu.iq.ISSUE:IntMult_delay.samples 0
1166 system.cpu.iq.ISSUE:IntMult_delay.min_value 0
1217 system.cpu.iq.ISSUE:IntMult_delay.max_value 0
1218 system.cpu.iq.ISSUE:IntMult_delay.end_dist
1220 system.cpu.iq.ISSUE:IntDiv_delay.start_dist # cycles from operands ready to issue
1221 system.cpu.iq.ISSUE:IntDiv_delay.samples 0
1222 system.cpu.iq.ISSUE:IntDiv_delay.min_value 0
1273 system.cpu.iq.ISSUE:IntDiv_delay.max_value 0
1274 system.cpu.iq.ISSUE:IntDiv_delay.end_dist
1276 system.cpu.iq.ISSUE:FloatAdd_delay.start_dist # cycles from operands ready to issue
1277 system.cpu.iq.ISSUE:FloatAdd_delay.samples 0
1278 system.cpu.iq.ISSUE:FloatAdd_delay.min_value 0
1329 system.cpu.iq.ISSUE:FloatAdd_delay.max_value 0
1330 system.cpu.iq.ISSUE:FloatAdd_delay.end_dist
1332 system.cpu.iq.ISSUE:FloatCmp_delay.start_dist # cycles from operands ready to issue
1333 system.cpu.iq.ISSUE:FloatCmp_delay.samples 0
1334 system.cpu.iq.ISSUE:FloatCmp_delay.min_value 0
1385 system.cpu.iq.ISSUE:FloatCmp_delay.max_value 0
1386 system.cpu.iq.ISSUE:FloatCmp_delay.end_dist
1388 system.cpu.iq.ISSUE:FloatCvt_delay.start_dist # cycles from operands ready to issue
1389 system.cpu.iq.ISSUE:FloatCvt_delay.samples 0
1390 system.cpu.iq.ISSUE:FloatCvt_delay.min_value 0
1441 system.cpu.iq.ISSUE:FloatCvt_delay.max_value 0
1442 system.cpu.iq.ISSUE:FloatCvt_delay.end_dist
1444 system.cpu.iq.ISSUE:FloatMult_delay.start_dist # cycles from operands ready to issue
1445 system.cpu.iq.ISSUE:FloatMult_delay.samples 0
1446 system.cpu.iq.ISSUE:FloatMult_delay.min_value 0
1497 system.cpu.iq.ISSUE:FloatMult_delay.max_value 0
1498 system.cpu.iq.ISSUE:FloatMult_delay.end_dist
1500 system.cpu.iq.ISSUE:FloatDiv_delay.start_dist # cycles from operands ready to issue
1501 system.cpu.iq.ISSUE:FloatDiv_delay.samples 0
1502 system.cpu.iq.ISSUE:FloatDiv_delay.min_value 0
1553 system.cpu.iq.ISSUE:FloatDiv_delay.max_value 0
1554 system.cpu.iq.ISSUE:FloatDiv_delay.end_dist
1556 system.cpu.iq.ISSUE:FloatSqrt_delay.start_dist # cycles from operands ready to issue
1557 system.cpu.iq.ISSUE:FloatSqrt_delay.samples 0
1558 system.cpu.iq.ISSUE:FloatSqrt_delay.min_value 0
1609 system.cpu.iq.ISSUE:FloatSqrt_delay.max_value 0
1610 system.cpu.iq.ISSUE:FloatSqrt_delay.end_dist
1612 system.cpu.iq.ISSUE:MemRead_delay.start_dist # cycles from operands ready to issue
1613 system.cpu.iq.ISSUE:MemRead_delay.samples 0
1614 system.cpu.iq.ISSUE:MemRead_delay.min_value 0
1665 system.cpu.iq.ISSUE:MemRead_delay.max_value 0
1666 system.cpu.iq.ISSUE:MemRead_delay.end_dist
1668 system.cpu.iq.ISSUE:MemWrite_delay.start_dist # cycles from operands ready to issue
1669 system.cpu.iq.ISSUE:MemWrite_delay.samples 0
1670 system.cpu.iq.ISSUE:MemWrite_delay.min_value 0
1721 system.cpu.iq.ISSUE:MemWrite_delay.max_value 0
1722 system.cpu.iq.ISSUE:MemWrite_delay.end_dist
1724 system.cpu.iq.ISSUE:IprAccess_delay.start_dist # cycles from operands ready to issue
1725 system.cpu.iq.ISSUE:IprAccess_delay.samples 0
1726 system.cpu.iq.ISSUE:IprAccess_delay.min_value 0
1777 system.cpu.iq.ISSUE:IprAccess_delay.max_value 0
1778 system.cpu.iq.ISSUE:IprAccess_delay.end_dist
1780 system.cpu.iq.ISSUE:InstPrefetch_delay.start_dist # cycles from operands ready to issue
1781 system.cpu.iq.ISSUE:InstPrefetch_delay.samples 0
1782 system.cpu.iq.ISSUE:InstPrefetch_delay.min_value 0
1833 system.cpu.iq.ISSUE:InstPrefetch_delay.max_value 0
1834 system.cpu.iq.ISSUE:InstPrefetch_delay.end_dist
1836 system.cpu.iq.ISSUE:FU_type_0 8388 # Type of FU issued
1837 system.cpu.iq.ISSUE:FU_type_0.start_dist
1838 (null) 2 0.02% # Type of FU issued
1839 IntAlu 5594 66.69% # Type of FU issued
1840 IntMult 1 0.01% # Type of FU issued
1841 IntDiv 0 0.00% # Type of FU issued
1842 FloatAdd 2 0.02% # Type of FU issued
1843 FloatCmp 0 0.00% # Type of FU issued
1844 FloatCvt 0 0.00% # Type of FU issued
1845 FloatMult 0 0.00% # Type of FU issued
1846 FloatDiv 0 0.00% # Type of FU issued
1847 FloatSqrt 0 0.00% # Type of FU issued
1848 MemRead 1757 20.95% # Type of FU issued
1849 MemWrite 1032 12.30% # Type of FU issued
1850 IprAccess 0 0.00% # Type of FU issued
1851 InstPrefetch 0 0.00% # Type of FU issued
1852 system.cpu.iq.ISSUE:FU_type_0.end_dist
1853 system.cpu.iq.ISSUE:fu_busy_cnt 115 # FU busy when requested
1854 system.cpu.iq.ISSUE:fu_busy_rate 0.013710 # FU busy rate (busy events/executed inst)
1855 system.cpu.iq.ISSUE:fu_full.start_dist
1856 (null) 0 0.00% # attempts to use FU when none available
1857 IntAlu 1 0.87% # attempts to use FU when none available
1858 IntMult 0 0.00% # attempts to use FU when none available
1859 IntDiv 0 0.00% # attempts to use FU when none available
1860 FloatAdd 0 0.00% # attempts to use FU when none available
1861 FloatCmp 0 0.00% # attempts to use FU when none available
1862 FloatCvt 0 0.00% # attempts to use FU when none available
1863 FloatMult 0 0.00% # attempts to use FU when none available
1864 FloatDiv 0 0.00% # attempts to use FU when none available
1865 FloatSqrt 0 0.00% # attempts to use FU when none available
1866 MemRead 76 66.09% # attempts to use FU when none available
1867 MemWrite 38 33.04% # attempts to use FU when none available
1868 IprAccess 0 0.00% # attempts to use FU when none available
1869 InstPrefetch 0 0.00% # attempts to use FU when none available
1870 system.cpu.iq.ISSUE:fu_full.end_dist
1871 system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle
1872 system.cpu.iq.ISSUE:issued_per_cycle.samples 6871
1873 system.cpu.iq.ISSUE:issued_per_cycle.min_value 0
1883 system.cpu.iq.ISSUE:issued_per_cycle.max_value 8
1884 system.cpu.iq.ISSUE:issued_per_cycle.end_dist
1886 system.cpu.iq.ISSUE:rate 1.220783 # Inst issue rate
1887 system.cpu.iq.iqInstsAdded 9932 # Number of instructions added to the IQ (excludes non-spec)
1888 system.cpu.iq.iqInstsIssued 8388 # Number of instructions issued
1889 system.cpu.iq.iqNonSpecInstsAdded 21 # Number of non-speculative instructions added to the IQ
1890 system.cpu.iq.iqSquashedInstsExamined 3990 # Number of squashed instructions iterated over during squash; mainly for profiling
1891 system.cpu.iq.iqSquashedInstsIssued 21 # Number of squashed instructions issued
1892 system.cpu.iq.iqSquashedNonSpecRemoved 4 # Number of squashed non-spec instructions that were removed
1893 system.cpu.iq.iqSquashedOperandsExamined 2486 # Number of squashed operands that are examined and possibly removed from graph
1894 system.cpu.l2cache.ReadReq_accesses 499 # number of ReadReq accesses(hits+misses)
1895 system.cpu.l2cache.ReadReq_avg_miss_latency 2.042254 # average ReadReq miss latency
1896 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 1 # average ReadReq mshr miss latency
1897 system.cpu.l2cache.ReadReq_hits 2 # number of ReadReq hits
1898 system.cpu.l2cache.ReadReq_miss_latency 1015 # number of ReadReq miss cycles
1899 system.cpu.l2cache.ReadReq_miss_rate 0.995992 # miss rate for ReadReq accesses
1900 system.cpu.l2cache.ReadReq_misses 497 # number of ReadReq misses
1901 system.cpu.l2cache.ReadReq_mshr_miss_latency 490 # number of ReadReq MSHR miss cycles
1902 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.981964 # mshr miss rate for ReadReq accesses
1903 system.cpu.l2cache.ReadReq_mshr_misses 490 # number of ReadReq MSHR misses
1904 system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
1905 system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
1906 system.cpu.l2cache.avg_refs 0.004024 # Average number of references to valid blocks.
1907 system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked
1908 system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked
1909 system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
1910 system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked
1911 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
1912 system.cpu.l2cache.demand_accesses 499 # number of demand (read+write) accesses
1913 system.cpu.l2cache.demand_avg_miss_latency 2.042254 # average overall miss latency
1914 system.cpu.l2cache.demand_avg_mshr_miss_latency 1 # average overall mshr miss latency
1915 system.cpu.l2cache.demand_hits 2 # number of demand (read+write) hits
1916 system.cpu.l2cache.demand_miss_latency 1015 # number of demand (read+write) miss cycles
1917 system.cpu.l2cache.demand_miss_rate 0.995992 # miss rate for demand accesses
1918 system.cpu.l2cache.demand_misses 497 # number of demand (read+write) misses
1919 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
1920 system.cpu.l2cache.demand_mshr_miss_latency 490 # number of demand (read+write) MSHR miss cycles
1921 system.cpu.l2cache.demand_mshr_miss_rate 0.981964 # mshr miss rate for demand accesses
1922 system.cpu.l2cache.demand_mshr_misses 490 # number of demand (read+write) MSHR misses
1923 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
1924 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
1925 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
1926 system.cpu.l2cache.overall_accesses 499 # number of overall (read+write) accesses
1927 system.cpu.l2cache.overall_avg_miss_latency 2.042254 # average overall miss latency
1928 system.cpu.l2cache.overall_avg_mshr_miss_latency 1 # average overall mshr miss latency
1929 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
1930 system.cpu.l2cache.overall_hits 2 # number of overall hits
1931 system.cpu.l2cache.overall_miss_latency 1015 # number of overall miss cycles
1932 system.cpu.l2cache.overall_miss_rate 0.995992 # miss rate for overall accesses
1933 system.cpu.l2cache.overall_misses 497 # number of overall misses
1934 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
1935 system.cpu.l2cache.overall_mshr_miss_latency 490 # number of overall MSHR miss cycles
1936 system.cpu.l2cache.overall_mshr_miss_rate 0.981964 # mshr miss rate for overall accesses
1937 system.cpu.l2cache.overall_mshr_misses 490 # number of overall MSHR misses
1938 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
1939 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
1940 system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
1941 system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
1942 system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
1943 system.cpu.l2cache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
1944 system.cpu.l2cache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
1945 system.cpu.l2cache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
1946 system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
1947 system.cpu.l2cache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
1948 system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
1949 system.cpu.l2cache.replacements 0 # number of replacements
1950 system.cpu.l2cache.sampled_refs 497 # Sample count of references to valid blocks.
1951 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
1952 system.cpu.l2cache.tagsinuse 295.773395 # Cycle average of tags in use
1953 system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks.
1954 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
1955 system.cpu.l2cache.writebacks 0 # number of writebacks
1956 system.cpu.numCycles 6871 # number of cpu cycles simulated
1957 system.cpu.rename.RENAME:BlockCycles 4 # Number of cycles rename is blocking
1958 system.cpu.rename.RENAME:CommittedMaps 4051 # Number of HB maps that are committed
1959 system.cpu.rename.RENAME:IdleCycles 3758 # Number of cycles rename is idle
1960 system.cpu.rename.RENAME:LSQFullEvents 62 # Number of times rename has blocked due to LSQ full
1961 system.cpu.rename.RENAME:RenameLookups 14786 # Number of register rename lookups that rename has made
1962 system.cpu.rename.RENAME:RenamedInsts 11555 # Number of instructions processed by rename
1963 system.cpu.rename.RENAME:RenamedOperands 8634 # Number of destination operands rename has renamed
1964 system.cpu.rename.RENAME:RunCycles 1975 # Number of cycles rename is running
1965 system.cpu.rename.RENAME:SquashCycles 754 # Number of cycles rename is squashing
1966 system.cpu.rename.RENAME:UnblockCycles 111 # Number of cycles rename is unblocking
1967 system.cpu.rename.RENAME:UndoneMaps 4583 # Number of HB maps that are undone due to squashing
1968 system.cpu.rename.RENAME:serializeStallCycles 269 # count of cycles rename stalled for serializing inst
1969 system.cpu.rename.RENAME:serializingInsts 26 # count of serializing insts renamed
1970 system.cpu.rename.RENAME:skidInsts 408 # count of insts added to the skid buffer
1971 system.cpu.rename.RENAME:tempSerializingInsts 21 # count of temporary serializing insts renamed
1972 system.cpu.workload.PROG:num_syscalls 17 # Number of system calls
1974 ---------- End Simulation Statistics ----------