arm, stats: Update stats to reflect changes to generic timer
[gem5.git] / tests / long / fs / 10.linux-boot / ref / arm / linux / realview-minor-dual / config.ini
1 [root]
2 type=Root
3 children=system
4 eventq_index=0
5 full_system=true
6 sim_quantum=0
7 time_sync_enable=false
8 time_sync_period=100000000000
9 time_sync_spin_threshold=100000000
10
11 [system]
12 type=LinuxArmSystem
13 children=bridge cf0 clk_domain cpu0 cpu1 cpu_clk_domain dvfs_handler intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver voltage_domain
14 atags_addr=134217728
15 boot_loader=/work/gem5/dist/binaries/boot_emm.arm
16 boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1
17 cache_line_size=64
18 clk_domain=system.clk_domain
19 dtb_filename=/work/gem5/dist/binaries/vexpress.aarch32.ll_20131205.0-gem5.2cpu.dtb
20 early_kernel_symbols=false
21 enable_context_switch_stats_dump=false
22 eventq_index=0
23 flags_addr=469827632
24 gic_cpu_addr=738205696
25 have_large_asid_64=false
26 have_lpae=false
27 have_security=false
28 have_virtualization=false
29 highest_el_is_64=false
30 init_param=0
31 kernel=/work/gem5/dist/binaries/vmlinux.aarch32.ll_20131205.0-gem5
32 kernel_addr_check=true
33 load_addr_mask=268435455
34 load_offset=2147483648
35 machine_type=VExpress_EMM
36 mem_mode=timing
37 mem_ranges=2147483648:2415919103
38 memories=system.physmem system.realview.nvmem system.realview.vram
39 mmap_using_noreserve=false
40 multi_proc=true
41 num_work_ids=16
42 panic_on_oops=true
43 panic_on_panic=true
44 phys_addr_range_64=40
45 readfile=/work/gem5/outgoing/gem5/tests/halt.sh
46 reset_addr_64=0
47 symbolfile=
48 work_begin_ckpt_count=0
49 work_begin_cpu_id_exit=-1
50 work_begin_exit_count=0
51 work_cpus_ckpt_count=0
52 work_end_ckpt_count=0
53 work_end_exit_count=0
54 work_item_id=-1
55 system_port=system.membus.slave[1]
56
57 [system.bridge]
58 type=Bridge
59 clk_domain=system.clk_domain
60 delay=50000
61 eventq_index=0
62 ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911
63 req_size=16
64 resp_size=16
65 master=system.iobus.slave[0]
66 slave=system.membus.master[0]
67
68 [system.cf0]
69 type=IdeDisk
70 children=image
71 delay=1000000
72 driveID=master
73 eventq_index=0
74 image=system.cf0.image
75
76 [system.cf0.image]
77 type=CowDiskImage
78 children=child
79 child=system.cf0.image.child
80 eventq_index=0
81 image_file=
82 read_only=false
83 table_size=65536
84
85 [system.cf0.image.child]
86 type=RawDiskImage
87 eventq_index=0
88 image_file=/work/gem5/dist/disks/linux-aarch32-ael.img
89 read_only=true
90
91 [system.clk_domain]
92 type=SrcClockDomain
93 clock=1000
94 domain_id=-1
95 eventq_index=0
96 init_perf_level=0
97 voltage_domain=system.voltage_domain
98
99 [system.cpu0]
100 type=MinorCPU
101 children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
102 branchPred=system.cpu0.branchPred
103 checker=Null
104 clk_domain=system.cpu_clk_domain
105 cpu_id=0
106 decodeCycleInput=true
107 decodeInputBufferSize=3
108 decodeInputWidth=2
109 decodeToExecuteForwardDelay=1
110 do_checkpoint_insts=true
111 do_quiesce=true
112 do_statistics_insts=true
113 dstage2_mmu=system.cpu0.dstage2_mmu
114 dtb=system.cpu0.dtb
115 enableIdling=true
116 eventq_index=0
117 executeAllowEarlyMemoryIssue=true
118 executeBranchDelay=1
119 executeCommitLimit=2
120 executeCycleInput=true
121 executeFuncUnits=system.cpu0.executeFuncUnits
122 executeInputBufferSize=7
123 executeInputWidth=2
124 executeIssueLimit=2
125 executeLSQMaxStoreBufferStoresPerCycle=2
126 executeLSQRequestsQueueSize=1
127 executeLSQStoreBufferSize=5
128 executeLSQTransfersQueueSize=2
129 executeMaxAccessesInMemory=2
130 executeMemoryCommitLimit=1
131 executeMemoryIssueLimit=1
132 executeMemoryWidth=0
133 executeSetTraceTimeOnCommit=true
134 executeSetTraceTimeOnIssue=false
135 fetch1FetchLimit=1
136 fetch1LineSnapWidth=0
137 fetch1LineWidth=0
138 fetch1ToFetch2BackwardDelay=1
139 fetch1ToFetch2ForwardDelay=1
140 fetch2CycleInput=true
141 fetch2InputBufferSize=2
142 fetch2ToDecodeForwardDelay=1
143 function_trace=false
144 function_trace_start=0
145 interrupts=system.cpu0.interrupts
146 isa=system.cpu0.isa
147 istage2_mmu=system.cpu0.istage2_mmu
148 itb=system.cpu0.itb
149 max_insts_all_threads=0
150 max_insts_any_thread=0
151 max_loads_all_threads=0
152 max_loads_any_thread=0
153 numThreads=1
154 profile=0
155 progress_interval=0
156 simpoint_start_insts=
157 socket_id=0
158 switched_out=false
159 system=system
160 tracer=system.cpu0.tracer
161 workload=
162 dcache_port=system.cpu0.dcache.cpu_side
163 icache_port=system.cpu0.icache.cpu_side
164
165 [system.cpu0.branchPred]
166 type=TournamentBP
167 BTBEntries=4096
168 BTBTagSize=16
169 RASSize=16
170 choiceCtrBits=2
171 choicePredictorSize=8192
172 eventq_index=0
173 globalCtrBits=2
174 globalPredictorSize=8192
175 instShiftAmt=2
176 localCtrBits=2
177 localHistoryTableSize=2048
178 localPredictorSize=2048
179 numThreads=1
180
181 [system.cpu0.dcache]
182 type=BaseCache
183 children=tags
184 addr_ranges=0:18446744073709551615
185 assoc=2
186 clk_domain=system.cpu_clk_domain
187 demand_mshr_reserve=1
188 eventq_index=0
189 forward_snoops=true
190 hit_latency=2
191 is_top_level=true
192 max_miss_count=0
193 mshrs=6
194 prefetch_on_access=false
195 prefetcher=Null
196 response_latency=2
197 sequential_access=false
198 size=32768
199 system=system
200 tags=system.cpu0.dcache.tags
201 tgts_per_mshr=8
202 write_buffers=16
203 cpu_side=system.cpu0.dcache_port
204 mem_side=system.cpu0.toL2Bus.slave[1]
205
206 [system.cpu0.dcache.tags]
207 type=LRU
208 assoc=2
209 block_size=64
210 clk_domain=system.cpu_clk_domain
211 eventq_index=0
212 hit_latency=2
213 sequential_access=false
214 size=32768
215
216 [system.cpu0.dstage2_mmu]
217 type=ArmStage2MMU
218 children=stage2_tlb
219 eventq_index=0
220 stage2_tlb=system.cpu0.dstage2_mmu.stage2_tlb
221 sys=system
222 tlb=system.cpu0.dtb
223
224 [system.cpu0.dstage2_mmu.stage2_tlb]
225 type=ArmTLB
226 children=walker
227 eventq_index=0
228 is_stage2=true
229 size=32
230 walker=system.cpu0.dstage2_mmu.stage2_tlb.walker
231
232 [system.cpu0.dstage2_mmu.stage2_tlb.walker]
233 type=ArmTableWalker
234 clk_domain=system.cpu_clk_domain
235 eventq_index=0
236 is_stage2=true
237 num_squash_per_cycle=2
238 sys=system
239
240 [system.cpu0.dtb]
241 type=ArmTLB
242 children=walker
243 eventq_index=0
244 is_stage2=false
245 size=64
246 walker=system.cpu0.dtb.walker
247
248 [system.cpu0.dtb.walker]
249 type=ArmTableWalker
250 clk_domain=system.cpu_clk_domain
251 eventq_index=0
252 is_stage2=false
253 num_squash_per_cycle=2
254 sys=system
255 port=system.cpu0.toL2Bus.slave[3]
256
257 [system.cpu0.executeFuncUnits]
258 type=MinorFUPool
259 children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
260 eventq_index=0
261 funcUnits=system.cpu0.executeFuncUnits.funcUnits0 system.cpu0.executeFuncUnits.funcUnits1 system.cpu0.executeFuncUnits.funcUnits2 system.cpu0.executeFuncUnits.funcUnits3 system.cpu0.executeFuncUnits.funcUnits4 system.cpu0.executeFuncUnits.funcUnits5 system.cpu0.executeFuncUnits.funcUnits6
262
263 [system.cpu0.executeFuncUnits.funcUnits0]
264 type=MinorFU
265 children=opClasses timings
266 cantForwardFromFUIndices=
267 eventq_index=0
268 issueLat=1
269 opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses
270 opLat=3
271 timings=system.cpu0.executeFuncUnits.funcUnits0.timings
272
273 [system.cpu0.executeFuncUnits.funcUnits0.opClasses]
274 type=MinorOpClassSet
275 children=opClasses
276 eventq_index=0
277 opClasses=system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses
278
279 [system.cpu0.executeFuncUnits.funcUnits0.opClasses.opClasses]
280 type=MinorOpClass
281 eventq_index=0
282 opClass=IntAlu
283
284 [system.cpu0.executeFuncUnits.funcUnits0.timings]
285 type=MinorFUTiming
286 children=opClasses
287 description=Int
288 eventq_index=0
289 extraAssumedLat=0
290 extraCommitLat=0
291 extraCommitLatExpr=Null
292 mask=0
293 match=0
294 opClasses=system.cpu0.executeFuncUnits.funcUnits0.timings.opClasses
295 srcRegsRelativeLats=2
296 suppress=false
297
298 [system.cpu0.executeFuncUnits.funcUnits0.timings.opClasses]
299 type=MinorOpClassSet
300 eventq_index=0
301 opClasses=
302
303 [system.cpu0.executeFuncUnits.funcUnits1]
304 type=MinorFU
305 children=opClasses timings
306 cantForwardFromFUIndices=
307 eventq_index=0
308 issueLat=1
309 opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses
310 opLat=3
311 timings=system.cpu0.executeFuncUnits.funcUnits1.timings
312
313 [system.cpu0.executeFuncUnits.funcUnits1.opClasses]
314 type=MinorOpClassSet
315 children=opClasses
316 eventq_index=0
317 opClasses=system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses
318
319 [system.cpu0.executeFuncUnits.funcUnits1.opClasses.opClasses]
320 type=MinorOpClass
321 eventq_index=0
322 opClass=IntAlu
323
324 [system.cpu0.executeFuncUnits.funcUnits1.timings]
325 type=MinorFUTiming
326 children=opClasses
327 description=Int
328 eventq_index=0
329 extraAssumedLat=0
330 extraCommitLat=0
331 extraCommitLatExpr=Null
332 mask=0
333 match=0
334 opClasses=system.cpu0.executeFuncUnits.funcUnits1.timings.opClasses
335 srcRegsRelativeLats=2
336 suppress=false
337
338 [system.cpu0.executeFuncUnits.funcUnits1.timings.opClasses]
339 type=MinorOpClassSet
340 eventq_index=0
341 opClasses=
342
343 [system.cpu0.executeFuncUnits.funcUnits2]
344 type=MinorFU
345 children=opClasses timings
346 cantForwardFromFUIndices=
347 eventq_index=0
348 issueLat=1
349 opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses
350 opLat=3
351 timings=system.cpu0.executeFuncUnits.funcUnits2.timings
352
353 [system.cpu0.executeFuncUnits.funcUnits2.opClasses]
354 type=MinorOpClassSet
355 children=opClasses
356 eventq_index=0
357 opClasses=system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses
358
359 [system.cpu0.executeFuncUnits.funcUnits2.opClasses.opClasses]
360 type=MinorOpClass
361 eventq_index=0
362 opClass=IntMult
363
364 [system.cpu0.executeFuncUnits.funcUnits2.timings]
365 type=MinorFUTiming
366 children=opClasses
367 description=Mul
368 eventq_index=0
369 extraAssumedLat=0
370 extraCommitLat=0
371 extraCommitLatExpr=Null
372 mask=0
373 match=0
374 opClasses=system.cpu0.executeFuncUnits.funcUnits2.timings.opClasses
375 srcRegsRelativeLats=0
376 suppress=false
377
378 [system.cpu0.executeFuncUnits.funcUnits2.timings.opClasses]
379 type=MinorOpClassSet
380 eventq_index=0
381 opClasses=
382
383 [system.cpu0.executeFuncUnits.funcUnits3]
384 type=MinorFU
385 children=opClasses
386 cantForwardFromFUIndices=
387 eventq_index=0
388 issueLat=9
389 opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses
390 opLat=9
391 timings=
392
393 [system.cpu0.executeFuncUnits.funcUnits3.opClasses]
394 type=MinorOpClassSet
395 children=opClasses
396 eventq_index=0
397 opClasses=system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses
398
399 [system.cpu0.executeFuncUnits.funcUnits3.opClasses.opClasses]
400 type=MinorOpClass
401 eventq_index=0
402 opClass=IntDiv
403
404 [system.cpu0.executeFuncUnits.funcUnits4]
405 type=MinorFU
406 children=opClasses timings
407 cantForwardFromFUIndices=
408 eventq_index=0
409 issueLat=1
410 opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses
411 opLat=6
412 timings=system.cpu0.executeFuncUnits.funcUnits4.timings
413
414 [system.cpu0.executeFuncUnits.funcUnits4.opClasses]
415 type=MinorOpClassSet
416 children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
417 eventq_index=0
418 opClasses=system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25
419
420 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses00]
421 type=MinorOpClass
422 eventq_index=0
423 opClass=FloatAdd
424
425 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses01]
426 type=MinorOpClass
427 eventq_index=0
428 opClass=FloatCmp
429
430 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses02]
431 type=MinorOpClass
432 eventq_index=0
433 opClass=FloatCvt
434
435 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses03]
436 type=MinorOpClass
437 eventq_index=0
438 opClass=FloatMult
439
440 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses04]
441 type=MinorOpClass
442 eventq_index=0
443 opClass=FloatDiv
444
445 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses05]
446 type=MinorOpClass
447 eventq_index=0
448 opClass=FloatSqrt
449
450 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses06]
451 type=MinorOpClass
452 eventq_index=0
453 opClass=SimdAdd
454
455 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses07]
456 type=MinorOpClass
457 eventq_index=0
458 opClass=SimdAddAcc
459
460 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses08]
461 type=MinorOpClass
462 eventq_index=0
463 opClass=SimdAlu
464
465 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses09]
466 type=MinorOpClass
467 eventq_index=0
468 opClass=SimdCmp
469
470 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses10]
471 type=MinorOpClass
472 eventq_index=0
473 opClass=SimdCvt
474
475 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses11]
476 type=MinorOpClass
477 eventq_index=0
478 opClass=SimdMisc
479
480 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses12]
481 type=MinorOpClass
482 eventq_index=0
483 opClass=SimdMult
484
485 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses13]
486 type=MinorOpClass
487 eventq_index=0
488 opClass=SimdMultAcc
489
490 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses14]
491 type=MinorOpClass
492 eventq_index=0
493 opClass=SimdShift
494
495 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses15]
496 type=MinorOpClass
497 eventq_index=0
498 opClass=SimdShiftAcc
499
500 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses16]
501 type=MinorOpClass
502 eventq_index=0
503 opClass=SimdSqrt
504
505 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses17]
506 type=MinorOpClass
507 eventq_index=0
508 opClass=SimdFloatAdd
509
510 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses18]
511 type=MinorOpClass
512 eventq_index=0
513 opClass=SimdFloatAlu
514
515 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses19]
516 type=MinorOpClass
517 eventq_index=0
518 opClass=SimdFloatCmp
519
520 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses20]
521 type=MinorOpClass
522 eventq_index=0
523 opClass=SimdFloatCvt
524
525 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses21]
526 type=MinorOpClass
527 eventq_index=0
528 opClass=SimdFloatDiv
529
530 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses22]
531 type=MinorOpClass
532 eventq_index=0
533 opClass=SimdFloatMisc
534
535 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses23]
536 type=MinorOpClass
537 eventq_index=0
538 opClass=SimdFloatMult
539
540 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses24]
541 type=MinorOpClass
542 eventq_index=0
543 opClass=SimdFloatMultAcc
544
545 [system.cpu0.executeFuncUnits.funcUnits4.opClasses.opClasses25]
546 type=MinorOpClass
547 eventq_index=0
548 opClass=SimdFloatSqrt
549
550 [system.cpu0.executeFuncUnits.funcUnits4.timings]
551 type=MinorFUTiming
552 children=opClasses
553 description=FloatSimd
554 eventq_index=0
555 extraAssumedLat=0
556 extraCommitLat=0
557 extraCommitLatExpr=Null
558 mask=0
559 match=0
560 opClasses=system.cpu0.executeFuncUnits.funcUnits4.timings.opClasses
561 srcRegsRelativeLats=2
562 suppress=false
563
564 [system.cpu0.executeFuncUnits.funcUnits4.timings.opClasses]
565 type=MinorOpClassSet
566 eventq_index=0
567 opClasses=
568
569 [system.cpu0.executeFuncUnits.funcUnits5]
570 type=MinorFU
571 children=opClasses timings
572 cantForwardFromFUIndices=
573 eventq_index=0
574 issueLat=1
575 opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses
576 opLat=1
577 timings=system.cpu0.executeFuncUnits.funcUnits5.timings
578
579 [system.cpu0.executeFuncUnits.funcUnits5.opClasses]
580 type=MinorOpClassSet
581 children=opClasses0 opClasses1
582 eventq_index=0
583 opClasses=system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses1
584
585 [system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses0]
586 type=MinorOpClass
587 eventq_index=0
588 opClass=MemRead
589
590 [system.cpu0.executeFuncUnits.funcUnits5.opClasses.opClasses1]
591 type=MinorOpClass
592 eventq_index=0
593 opClass=MemWrite
594
595 [system.cpu0.executeFuncUnits.funcUnits5.timings]
596 type=MinorFUTiming
597 children=opClasses
598 description=Mem
599 eventq_index=0
600 extraAssumedLat=2
601 extraCommitLat=0
602 extraCommitLatExpr=Null
603 mask=0
604 match=0
605 opClasses=system.cpu0.executeFuncUnits.funcUnits5.timings.opClasses
606 srcRegsRelativeLats=1
607 suppress=false
608
609 [system.cpu0.executeFuncUnits.funcUnits5.timings.opClasses]
610 type=MinorOpClassSet
611 eventq_index=0
612 opClasses=
613
614 [system.cpu0.executeFuncUnits.funcUnits6]
615 type=MinorFU
616 children=opClasses
617 cantForwardFromFUIndices=
618 eventq_index=0
619 issueLat=1
620 opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses
621 opLat=1
622 timings=
623
624 [system.cpu0.executeFuncUnits.funcUnits6.opClasses]
625 type=MinorOpClassSet
626 children=opClasses0 opClasses1
627 eventq_index=0
628 opClasses=system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses1
629
630 [system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses0]
631 type=MinorOpClass
632 eventq_index=0
633 opClass=IprAccess
634
635 [system.cpu0.executeFuncUnits.funcUnits6.opClasses.opClasses1]
636 type=MinorOpClass
637 eventq_index=0
638 opClass=InstPrefetch
639
640 [system.cpu0.icache]
641 type=BaseCache
642 children=tags
643 addr_ranges=0:18446744073709551615
644 assoc=2
645 clk_domain=system.cpu_clk_domain
646 demand_mshr_reserve=1
647 eventq_index=0
648 forward_snoops=false
649 hit_latency=1
650 is_top_level=true
651 max_miss_count=0
652 mshrs=2
653 prefetch_on_access=false
654 prefetcher=Null
655 response_latency=1
656 sequential_access=false
657 size=32768
658 system=system
659 tags=system.cpu0.icache.tags
660 tgts_per_mshr=8
661 write_buffers=8
662 cpu_side=system.cpu0.icache_port
663 mem_side=system.cpu0.toL2Bus.slave[0]
664
665 [system.cpu0.icache.tags]
666 type=LRU
667 assoc=2
668 block_size=64
669 clk_domain=system.cpu_clk_domain
670 eventq_index=0
671 hit_latency=1
672 sequential_access=false
673 size=32768
674
675 [system.cpu0.interrupts]
676 type=ArmInterrupts
677 eventq_index=0
678
679 [system.cpu0.isa]
680 type=ArmISA
681 eventq_index=0
682 fpsid=1090793632
683 id_aa64afr0_el1=0
684 id_aa64afr1_el1=0
685 id_aa64dfr0_el1=1052678
686 id_aa64dfr1_el1=0
687 id_aa64isar0_el1=0
688 id_aa64isar1_el1=0
689 id_aa64mmfr0_el1=15728642
690 id_aa64mmfr1_el1=0
691 id_aa64pfr0_el1=17
692 id_aa64pfr1_el1=0
693 id_isar0=34607377
694 id_isar1=34677009
695 id_isar2=555950401
696 id_isar3=17899825
697 id_isar4=268501314
698 id_isar5=0
699 id_mmfr0=270536963
700 id_mmfr1=0
701 id_mmfr2=19070976
702 id_mmfr3=34611729
703 id_pfr0=49
704 id_pfr1=4113
705 midr=1091551472
706 pmu=Null
707 system=system
708
709 [system.cpu0.istage2_mmu]
710 type=ArmStage2MMU
711 children=stage2_tlb
712 eventq_index=0
713 stage2_tlb=system.cpu0.istage2_mmu.stage2_tlb
714 sys=system
715 tlb=system.cpu0.itb
716
717 [system.cpu0.istage2_mmu.stage2_tlb]
718 type=ArmTLB
719 children=walker
720 eventq_index=0
721 is_stage2=true
722 size=32
723 walker=system.cpu0.istage2_mmu.stage2_tlb.walker
724
725 [system.cpu0.istage2_mmu.stage2_tlb.walker]
726 type=ArmTableWalker
727 clk_domain=system.cpu_clk_domain
728 eventq_index=0
729 is_stage2=true
730 num_squash_per_cycle=2
731 sys=system
732
733 [system.cpu0.itb]
734 type=ArmTLB
735 children=walker
736 eventq_index=0
737 is_stage2=false
738 size=64
739 walker=system.cpu0.itb.walker
740
741 [system.cpu0.itb.walker]
742 type=ArmTableWalker
743 clk_domain=system.cpu_clk_domain
744 eventq_index=0
745 is_stage2=false
746 num_squash_per_cycle=2
747 sys=system
748 port=system.cpu0.toL2Bus.slave[2]
749
750 [system.cpu0.l2cache]
751 type=BaseCache
752 children=prefetcher tags
753 addr_ranges=0:18446744073709551615
754 assoc=16
755 clk_domain=system.cpu_clk_domain
756 demand_mshr_reserve=1
757 eventq_index=0
758 forward_snoops=true
759 hit_latency=12
760 is_top_level=false
761 max_miss_count=0
762 mshrs=16
763 prefetch_on_access=true
764 prefetcher=system.cpu0.l2cache.prefetcher
765 response_latency=12
766 sequential_access=false
767 size=1048576
768 system=system
769 tags=system.cpu0.l2cache.tags
770 tgts_per_mshr=8
771 write_buffers=8
772 cpu_side=system.cpu0.toL2Bus.master[0]
773 mem_side=system.toL2Bus.slave[0]
774
775 [system.cpu0.l2cache.prefetcher]
776 type=StridePrefetcher
777 cache_snoop=false
778 clk_domain=system.cpu_clk_domain
779 degree=8
780 eventq_index=0
781 latency=1
782 max_conf=7
783 min_conf=0
784 on_data=true
785 on_inst=true
786 on_miss=false
787 on_read=true
788 on_write=true
789 queue_filter=true
790 queue_size=32
791 queue_squash=true
792 start_conf=4
793 sys=system
794 table_assoc=4
795 table_sets=16
796 tag_prefetch=true
797 thresh_conf=4
798 use_master_id=true
799
800 [system.cpu0.l2cache.tags]
801 type=RandomRepl
802 assoc=16
803 block_size=64
804 clk_domain=system.cpu_clk_domain
805 eventq_index=0
806 hit_latency=12
807 sequential_access=false
808 size=1048576
809
810 [system.cpu0.toL2Bus]
811 type=CoherentXBar
812 clk_domain=system.cpu_clk_domain
813 eventq_index=0
814 forward_latency=0
815 frontend_latency=1
816 response_latency=1
817 snoop_filter=Null
818 snoop_response_latency=1
819 system=system
820 use_default_range=false
821 width=32
822 master=system.cpu0.l2cache.cpu_side
823 slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port
824
825 [system.cpu0.tracer]
826 type=ExeTracer
827 eventq_index=0
828
829 [system.cpu1]
830 type=MinorCPU
831 children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
832 branchPred=system.cpu1.branchPred
833 checker=Null
834 clk_domain=system.cpu_clk_domain
835 cpu_id=1
836 decodeCycleInput=true
837 decodeInputBufferSize=3
838 decodeInputWidth=2
839 decodeToExecuteForwardDelay=1
840 do_checkpoint_insts=true
841 do_quiesce=true
842 do_statistics_insts=true
843 dstage2_mmu=system.cpu1.dstage2_mmu
844 dtb=system.cpu1.dtb
845 enableIdling=true
846 eventq_index=0
847 executeAllowEarlyMemoryIssue=true
848 executeBranchDelay=1
849 executeCommitLimit=2
850 executeCycleInput=true
851 executeFuncUnits=system.cpu1.executeFuncUnits
852 executeInputBufferSize=7
853 executeInputWidth=2
854 executeIssueLimit=2
855 executeLSQMaxStoreBufferStoresPerCycle=2
856 executeLSQRequestsQueueSize=1
857 executeLSQStoreBufferSize=5
858 executeLSQTransfersQueueSize=2
859 executeMaxAccessesInMemory=2
860 executeMemoryCommitLimit=1
861 executeMemoryIssueLimit=1
862 executeMemoryWidth=0
863 executeSetTraceTimeOnCommit=true
864 executeSetTraceTimeOnIssue=false
865 fetch1FetchLimit=1
866 fetch1LineSnapWidth=0
867 fetch1LineWidth=0
868 fetch1ToFetch2BackwardDelay=1
869 fetch1ToFetch2ForwardDelay=1
870 fetch2CycleInput=true
871 fetch2InputBufferSize=2
872 fetch2ToDecodeForwardDelay=1
873 function_trace=false
874 function_trace_start=0
875 interrupts=system.cpu1.interrupts
876 isa=system.cpu1.isa
877 istage2_mmu=system.cpu1.istage2_mmu
878 itb=system.cpu1.itb
879 max_insts_all_threads=0
880 max_insts_any_thread=0
881 max_loads_all_threads=0
882 max_loads_any_thread=0
883 numThreads=1
884 profile=0
885 progress_interval=0
886 simpoint_start_insts=
887 socket_id=0
888 switched_out=false
889 system=system
890 tracer=system.cpu1.tracer
891 workload=
892 dcache_port=system.cpu1.dcache.cpu_side
893 icache_port=system.cpu1.icache.cpu_side
894
895 [system.cpu1.branchPred]
896 type=TournamentBP
897 BTBEntries=4096
898 BTBTagSize=16
899 RASSize=16
900 choiceCtrBits=2
901 choicePredictorSize=8192
902 eventq_index=0
903 globalCtrBits=2
904 globalPredictorSize=8192
905 instShiftAmt=2
906 localCtrBits=2
907 localHistoryTableSize=2048
908 localPredictorSize=2048
909 numThreads=1
910
911 [system.cpu1.dcache]
912 type=BaseCache
913 children=tags
914 addr_ranges=0:18446744073709551615
915 assoc=2
916 clk_domain=system.cpu_clk_domain
917 demand_mshr_reserve=1
918 eventq_index=0
919 forward_snoops=true
920 hit_latency=2
921 is_top_level=true
922 max_miss_count=0
923 mshrs=6
924 prefetch_on_access=false
925 prefetcher=Null
926 response_latency=2
927 sequential_access=false
928 size=32768
929 system=system
930 tags=system.cpu1.dcache.tags
931 tgts_per_mshr=8
932 write_buffers=16
933 cpu_side=system.cpu1.dcache_port
934 mem_side=system.cpu1.toL2Bus.slave[1]
935
936 [system.cpu1.dcache.tags]
937 type=LRU
938 assoc=2
939 block_size=64
940 clk_domain=system.cpu_clk_domain
941 eventq_index=0
942 hit_latency=2
943 sequential_access=false
944 size=32768
945
946 [system.cpu1.dstage2_mmu]
947 type=ArmStage2MMU
948 children=stage2_tlb
949 eventq_index=0
950 stage2_tlb=system.cpu1.dstage2_mmu.stage2_tlb
951 sys=system
952 tlb=system.cpu1.dtb
953
954 [system.cpu1.dstage2_mmu.stage2_tlb]
955 type=ArmTLB
956 children=walker
957 eventq_index=0
958 is_stage2=true
959 size=32
960 walker=system.cpu1.dstage2_mmu.stage2_tlb.walker
961
962 [system.cpu1.dstage2_mmu.stage2_tlb.walker]
963 type=ArmTableWalker
964 clk_domain=system.cpu_clk_domain
965 eventq_index=0
966 is_stage2=true
967 num_squash_per_cycle=2
968 sys=system
969
970 [system.cpu1.dtb]
971 type=ArmTLB
972 children=walker
973 eventq_index=0
974 is_stage2=false
975 size=64
976 walker=system.cpu1.dtb.walker
977
978 [system.cpu1.dtb.walker]
979 type=ArmTableWalker
980 clk_domain=system.cpu_clk_domain
981 eventq_index=0
982 is_stage2=false
983 num_squash_per_cycle=2
984 sys=system
985 port=system.cpu1.toL2Bus.slave[3]
986
987 [system.cpu1.executeFuncUnits]
988 type=MinorFUPool
989 children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
990 eventq_index=0
991 funcUnits=system.cpu1.executeFuncUnits.funcUnits0 system.cpu1.executeFuncUnits.funcUnits1 system.cpu1.executeFuncUnits.funcUnits2 system.cpu1.executeFuncUnits.funcUnits3 system.cpu1.executeFuncUnits.funcUnits4 system.cpu1.executeFuncUnits.funcUnits5 system.cpu1.executeFuncUnits.funcUnits6
992
993 [system.cpu1.executeFuncUnits.funcUnits0]
994 type=MinorFU
995 children=opClasses timings
996 cantForwardFromFUIndices=
997 eventq_index=0
998 issueLat=1
999 opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses
1000 opLat=3
1001 timings=system.cpu1.executeFuncUnits.funcUnits0.timings
1002
1003 [system.cpu1.executeFuncUnits.funcUnits0.opClasses]
1004 type=MinorOpClassSet
1005 children=opClasses
1006 eventq_index=0
1007 opClasses=system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses
1008
1009 [system.cpu1.executeFuncUnits.funcUnits0.opClasses.opClasses]
1010 type=MinorOpClass
1011 eventq_index=0
1012 opClass=IntAlu
1013
1014 [system.cpu1.executeFuncUnits.funcUnits0.timings]
1015 type=MinorFUTiming
1016 children=opClasses
1017 description=Int
1018 eventq_index=0
1019 extraAssumedLat=0
1020 extraCommitLat=0
1021 extraCommitLatExpr=Null
1022 mask=0
1023 match=0
1024 opClasses=system.cpu1.executeFuncUnits.funcUnits0.timings.opClasses
1025 srcRegsRelativeLats=2
1026 suppress=false
1027
1028 [system.cpu1.executeFuncUnits.funcUnits0.timings.opClasses]
1029 type=MinorOpClassSet
1030 eventq_index=0
1031 opClasses=
1032
1033 [system.cpu1.executeFuncUnits.funcUnits1]
1034 type=MinorFU
1035 children=opClasses timings
1036 cantForwardFromFUIndices=
1037 eventq_index=0
1038 issueLat=1
1039 opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses
1040 opLat=3
1041 timings=system.cpu1.executeFuncUnits.funcUnits1.timings
1042
1043 [system.cpu1.executeFuncUnits.funcUnits1.opClasses]
1044 type=MinorOpClassSet
1045 children=opClasses
1046 eventq_index=0
1047 opClasses=system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses
1048
1049 [system.cpu1.executeFuncUnits.funcUnits1.opClasses.opClasses]
1050 type=MinorOpClass
1051 eventq_index=0
1052 opClass=IntAlu
1053
1054 [system.cpu1.executeFuncUnits.funcUnits1.timings]
1055 type=MinorFUTiming
1056 children=opClasses
1057 description=Int
1058 eventq_index=0
1059 extraAssumedLat=0
1060 extraCommitLat=0
1061 extraCommitLatExpr=Null
1062 mask=0
1063 match=0
1064 opClasses=system.cpu1.executeFuncUnits.funcUnits1.timings.opClasses
1065 srcRegsRelativeLats=2
1066 suppress=false
1067
1068 [system.cpu1.executeFuncUnits.funcUnits1.timings.opClasses]
1069 type=MinorOpClassSet
1070 eventq_index=0
1071 opClasses=
1072
1073 [system.cpu1.executeFuncUnits.funcUnits2]
1074 type=MinorFU
1075 children=opClasses timings
1076 cantForwardFromFUIndices=
1077 eventq_index=0
1078 issueLat=1
1079 opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses
1080 opLat=3
1081 timings=system.cpu1.executeFuncUnits.funcUnits2.timings
1082
1083 [system.cpu1.executeFuncUnits.funcUnits2.opClasses]
1084 type=MinorOpClassSet
1085 children=opClasses
1086 eventq_index=0
1087 opClasses=system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses
1088
1089 [system.cpu1.executeFuncUnits.funcUnits2.opClasses.opClasses]
1090 type=MinorOpClass
1091 eventq_index=0
1092 opClass=IntMult
1093
1094 [system.cpu1.executeFuncUnits.funcUnits2.timings]
1095 type=MinorFUTiming
1096 children=opClasses
1097 description=Mul
1098 eventq_index=0
1099 extraAssumedLat=0
1100 extraCommitLat=0
1101 extraCommitLatExpr=Null
1102 mask=0
1103 match=0
1104 opClasses=system.cpu1.executeFuncUnits.funcUnits2.timings.opClasses
1105 srcRegsRelativeLats=0
1106 suppress=false
1107
1108 [system.cpu1.executeFuncUnits.funcUnits2.timings.opClasses]
1109 type=MinorOpClassSet
1110 eventq_index=0
1111 opClasses=
1112
1113 [system.cpu1.executeFuncUnits.funcUnits3]
1114 type=MinorFU
1115 children=opClasses
1116 cantForwardFromFUIndices=
1117 eventq_index=0
1118 issueLat=9
1119 opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses
1120 opLat=9
1121 timings=
1122
1123 [system.cpu1.executeFuncUnits.funcUnits3.opClasses]
1124 type=MinorOpClassSet
1125 children=opClasses
1126 eventq_index=0
1127 opClasses=system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses
1128
1129 [system.cpu1.executeFuncUnits.funcUnits3.opClasses.opClasses]
1130 type=MinorOpClass
1131 eventq_index=0
1132 opClass=IntDiv
1133
1134 [system.cpu1.executeFuncUnits.funcUnits4]
1135 type=MinorFU
1136 children=opClasses timings
1137 cantForwardFromFUIndices=
1138 eventq_index=0
1139 issueLat=1
1140 opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses
1141 opLat=6
1142 timings=system.cpu1.executeFuncUnits.funcUnits4.timings
1143
1144 [system.cpu1.executeFuncUnits.funcUnits4.opClasses]
1145 type=MinorOpClassSet
1146 children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
1147 eventq_index=0
1148 opClasses=system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25
1149
1150 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses00]
1151 type=MinorOpClass
1152 eventq_index=0
1153 opClass=FloatAdd
1154
1155 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses01]
1156 type=MinorOpClass
1157 eventq_index=0
1158 opClass=FloatCmp
1159
1160 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses02]
1161 type=MinorOpClass
1162 eventq_index=0
1163 opClass=FloatCvt
1164
1165 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses03]
1166 type=MinorOpClass
1167 eventq_index=0
1168 opClass=FloatMult
1169
1170 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses04]
1171 type=MinorOpClass
1172 eventq_index=0
1173 opClass=FloatDiv
1174
1175 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses05]
1176 type=MinorOpClass
1177 eventq_index=0
1178 opClass=FloatSqrt
1179
1180 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses06]
1181 type=MinorOpClass
1182 eventq_index=0
1183 opClass=SimdAdd
1184
1185 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses07]
1186 type=MinorOpClass
1187 eventq_index=0
1188 opClass=SimdAddAcc
1189
1190 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses08]
1191 type=MinorOpClass
1192 eventq_index=0
1193 opClass=SimdAlu
1194
1195 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses09]
1196 type=MinorOpClass
1197 eventq_index=0
1198 opClass=SimdCmp
1199
1200 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses10]
1201 type=MinorOpClass
1202 eventq_index=0
1203 opClass=SimdCvt
1204
1205 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses11]
1206 type=MinorOpClass
1207 eventq_index=0
1208 opClass=SimdMisc
1209
1210 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses12]
1211 type=MinorOpClass
1212 eventq_index=0
1213 opClass=SimdMult
1214
1215 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses13]
1216 type=MinorOpClass
1217 eventq_index=0
1218 opClass=SimdMultAcc
1219
1220 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses14]
1221 type=MinorOpClass
1222 eventq_index=0
1223 opClass=SimdShift
1224
1225 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses15]
1226 type=MinorOpClass
1227 eventq_index=0
1228 opClass=SimdShiftAcc
1229
1230 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses16]
1231 type=MinorOpClass
1232 eventq_index=0
1233 opClass=SimdSqrt
1234
1235 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses17]
1236 type=MinorOpClass
1237 eventq_index=0
1238 opClass=SimdFloatAdd
1239
1240 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses18]
1241 type=MinorOpClass
1242 eventq_index=0
1243 opClass=SimdFloatAlu
1244
1245 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses19]
1246 type=MinorOpClass
1247 eventq_index=0
1248 opClass=SimdFloatCmp
1249
1250 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses20]
1251 type=MinorOpClass
1252 eventq_index=0
1253 opClass=SimdFloatCvt
1254
1255 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses21]
1256 type=MinorOpClass
1257 eventq_index=0
1258 opClass=SimdFloatDiv
1259
1260 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses22]
1261 type=MinorOpClass
1262 eventq_index=0
1263 opClass=SimdFloatMisc
1264
1265 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses23]
1266 type=MinorOpClass
1267 eventq_index=0
1268 opClass=SimdFloatMult
1269
1270 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses24]
1271 type=MinorOpClass
1272 eventq_index=0
1273 opClass=SimdFloatMultAcc
1274
1275 [system.cpu1.executeFuncUnits.funcUnits4.opClasses.opClasses25]
1276 type=MinorOpClass
1277 eventq_index=0
1278 opClass=SimdFloatSqrt
1279
1280 [system.cpu1.executeFuncUnits.funcUnits4.timings]
1281 type=MinorFUTiming
1282 children=opClasses
1283 description=FloatSimd
1284 eventq_index=0
1285 extraAssumedLat=0
1286 extraCommitLat=0
1287 extraCommitLatExpr=Null
1288 mask=0
1289 match=0
1290 opClasses=system.cpu1.executeFuncUnits.funcUnits4.timings.opClasses
1291 srcRegsRelativeLats=2
1292 suppress=false
1293
1294 [system.cpu1.executeFuncUnits.funcUnits4.timings.opClasses]
1295 type=MinorOpClassSet
1296 eventq_index=0
1297 opClasses=
1298
1299 [system.cpu1.executeFuncUnits.funcUnits5]
1300 type=MinorFU
1301 children=opClasses timings
1302 cantForwardFromFUIndices=
1303 eventq_index=0
1304 issueLat=1
1305 opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses
1306 opLat=1
1307 timings=system.cpu1.executeFuncUnits.funcUnits5.timings
1308
1309 [system.cpu1.executeFuncUnits.funcUnits5.opClasses]
1310 type=MinorOpClassSet
1311 children=opClasses0 opClasses1
1312 eventq_index=0
1313 opClasses=system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses1
1314
1315 [system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses0]
1316 type=MinorOpClass
1317 eventq_index=0
1318 opClass=MemRead
1319
1320 [system.cpu1.executeFuncUnits.funcUnits5.opClasses.opClasses1]
1321 type=MinorOpClass
1322 eventq_index=0
1323 opClass=MemWrite
1324
1325 [system.cpu1.executeFuncUnits.funcUnits5.timings]
1326 type=MinorFUTiming
1327 children=opClasses
1328 description=Mem
1329 eventq_index=0
1330 extraAssumedLat=2
1331 extraCommitLat=0
1332 extraCommitLatExpr=Null
1333 mask=0
1334 match=0
1335 opClasses=system.cpu1.executeFuncUnits.funcUnits5.timings.opClasses
1336 srcRegsRelativeLats=1
1337 suppress=false
1338
1339 [system.cpu1.executeFuncUnits.funcUnits5.timings.opClasses]
1340 type=MinorOpClassSet
1341 eventq_index=0
1342 opClasses=
1343
1344 [system.cpu1.executeFuncUnits.funcUnits6]
1345 type=MinorFU
1346 children=opClasses
1347 cantForwardFromFUIndices=
1348 eventq_index=0
1349 issueLat=1
1350 opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses
1351 opLat=1
1352 timings=
1353
1354 [system.cpu1.executeFuncUnits.funcUnits6.opClasses]
1355 type=MinorOpClassSet
1356 children=opClasses0 opClasses1
1357 eventq_index=0
1358 opClasses=system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses1
1359
1360 [system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses0]
1361 type=MinorOpClass
1362 eventq_index=0
1363 opClass=IprAccess
1364
1365 [system.cpu1.executeFuncUnits.funcUnits6.opClasses.opClasses1]
1366 type=MinorOpClass
1367 eventq_index=0
1368 opClass=InstPrefetch
1369
1370 [system.cpu1.icache]
1371 type=BaseCache
1372 children=tags
1373 addr_ranges=0:18446744073709551615
1374 assoc=2
1375 clk_domain=system.cpu_clk_domain
1376 demand_mshr_reserve=1
1377 eventq_index=0
1378 forward_snoops=false
1379 hit_latency=1
1380 is_top_level=true
1381 max_miss_count=0
1382 mshrs=2
1383 prefetch_on_access=false
1384 prefetcher=Null
1385 response_latency=1
1386 sequential_access=false
1387 size=32768
1388 system=system
1389 tags=system.cpu1.icache.tags
1390 tgts_per_mshr=8
1391 write_buffers=8
1392 cpu_side=system.cpu1.icache_port
1393 mem_side=system.cpu1.toL2Bus.slave[0]
1394
1395 [system.cpu1.icache.tags]
1396 type=LRU
1397 assoc=2
1398 block_size=64
1399 clk_domain=system.cpu_clk_domain
1400 eventq_index=0
1401 hit_latency=1
1402 sequential_access=false
1403 size=32768
1404
1405 [system.cpu1.interrupts]
1406 type=ArmInterrupts
1407 eventq_index=0
1408
1409 [system.cpu1.isa]
1410 type=ArmISA
1411 eventq_index=0
1412 fpsid=1090793632
1413 id_aa64afr0_el1=0
1414 id_aa64afr1_el1=0
1415 id_aa64dfr0_el1=1052678
1416 id_aa64dfr1_el1=0
1417 id_aa64isar0_el1=0
1418 id_aa64isar1_el1=0
1419 id_aa64mmfr0_el1=15728642
1420 id_aa64mmfr1_el1=0
1421 id_aa64pfr0_el1=17
1422 id_aa64pfr1_el1=0
1423 id_isar0=34607377
1424 id_isar1=34677009
1425 id_isar2=555950401
1426 id_isar3=17899825
1427 id_isar4=268501314
1428 id_isar5=0
1429 id_mmfr0=270536963
1430 id_mmfr1=0
1431 id_mmfr2=19070976
1432 id_mmfr3=34611729
1433 id_pfr0=49
1434 id_pfr1=4113
1435 midr=1091551472
1436 pmu=Null
1437 system=system
1438
1439 [system.cpu1.istage2_mmu]
1440 type=ArmStage2MMU
1441 children=stage2_tlb
1442 eventq_index=0
1443 stage2_tlb=system.cpu1.istage2_mmu.stage2_tlb
1444 sys=system
1445 tlb=system.cpu1.itb
1446
1447 [system.cpu1.istage2_mmu.stage2_tlb]
1448 type=ArmTLB
1449 children=walker
1450 eventq_index=0
1451 is_stage2=true
1452 size=32
1453 walker=system.cpu1.istage2_mmu.stage2_tlb.walker
1454
1455 [system.cpu1.istage2_mmu.stage2_tlb.walker]
1456 type=ArmTableWalker
1457 clk_domain=system.cpu_clk_domain
1458 eventq_index=0
1459 is_stage2=true
1460 num_squash_per_cycle=2
1461 sys=system
1462
1463 [system.cpu1.itb]
1464 type=ArmTLB
1465 children=walker
1466 eventq_index=0
1467 is_stage2=false
1468 size=64
1469 walker=system.cpu1.itb.walker
1470
1471 [system.cpu1.itb.walker]
1472 type=ArmTableWalker
1473 clk_domain=system.cpu_clk_domain
1474 eventq_index=0
1475 is_stage2=false
1476 num_squash_per_cycle=2
1477 sys=system
1478 port=system.cpu1.toL2Bus.slave[2]
1479
1480 [system.cpu1.l2cache]
1481 type=BaseCache
1482 children=prefetcher tags
1483 addr_ranges=0:18446744073709551615
1484 assoc=16
1485 clk_domain=system.cpu_clk_domain
1486 demand_mshr_reserve=1
1487 eventq_index=0
1488 forward_snoops=true
1489 hit_latency=12
1490 is_top_level=false
1491 max_miss_count=0
1492 mshrs=16
1493 prefetch_on_access=true
1494 prefetcher=system.cpu1.l2cache.prefetcher
1495 response_latency=12
1496 sequential_access=false
1497 size=1048576
1498 system=system
1499 tags=system.cpu1.l2cache.tags
1500 tgts_per_mshr=8
1501 write_buffers=8
1502 cpu_side=system.cpu1.toL2Bus.master[0]
1503 mem_side=system.toL2Bus.slave[1]
1504
1505 [system.cpu1.l2cache.prefetcher]
1506 type=StridePrefetcher
1507 cache_snoop=false
1508 clk_domain=system.cpu_clk_domain
1509 degree=8
1510 eventq_index=0
1511 latency=1
1512 max_conf=7
1513 min_conf=0
1514 on_data=true
1515 on_inst=true
1516 on_miss=false
1517 on_read=true
1518 on_write=true
1519 queue_filter=true
1520 queue_size=32
1521 queue_squash=true
1522 start_conf=4
1523 sys=system
1524 table_assoc=4
1525 table_sets=16
1526 tag_prefetch=true
1527 thresh_conf=4
1528 use_master_id=true
1529
1530 [system.cpu1.l2cache.tags]
1531 type=RandomRepl
1532 assoc=16
1533 block_size=64
1534 clk_domain=system.cpu_clk_domain
1535 eventq_index=0
1536 hit_latency=12
1537 sequential_access=false
1538 size=1048576
1539
1540 [system.cpu1.toL2Bus]
1541 type=CoherentXBar
1542 clk_domain=system.cpu_clk_domain
1543 eventq_index=0
1544 forward_latency=0
1545 frontend_latency=1
1546 response_latency=1
1547 snoop_filter=Null
1548 snoop_response_latency=1
1549 system=system
1550 use_default_range=false
1551 width=32
1552 master=system.cpu1.l2cache.cpu_side
1553 slave=system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.itb.walker.port system.cpu1.dtb.walker.port
1554
1555 [system.cpu1.tracer]
1556 type=ExeTracer
1557 eventq_index=0
1558
1559 [system.cpu_clk_domain]
1560 type=SrcClockDomain
1561 clock=500
1562 domain_id=-1
1563 eventq_index=0
1564 init_perf_level=0
1565 voltage_domain=system.voltage_domain
1566
1567 [system.dvfs_handler]
1568 type=DVFSHandler
1569 domains=
1570 enable=false
1571 eventq_index=0
1572 sys_clk_domain=system.clk_domain
1573 transition_latency=100000000
1574
1575 [system.intrctrl]
1576 type=IntrControl
1577 eventq_index=0
1578 sys=system
1579
1580 [system.iobus]
1581 type=NoncoherentXBar
1582 clk_domain=system.clk_domain
1583 eventq_index=0
1584 forward_latency=1
1585 frontend_latency=2
1586 response_latency=2
1587 use_default_range=true
1588 width=16
1589 default=system.realview.pciconfig.pio
1590 master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side
1591 slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma
1592
1593 [system.iocache]
1594 type=BaseCache
1595 children=tags
1596 addr_ranges=2147483648:2415919103
1597 assoc=8
1598 clk_domain=system.clk_domain
1599 demand_mshr_reserve=1
1600 eventq_index=0
1601 forward_snoops=false
1602 hit_latency=50
1603 is_top_level=true
1604 max_miss_count=0
1605 mshrs=20
1606 prefetch_on_access=false
1607 prefetcher=Null
1608 response_latency=50
1609 sequential_access=false
1610 size=1024
1611 system=system
1612 tags=system.iocache.tags
1613 tgts_per_mshr=12
1614 write_buffers=8
1615 cpu_side=system.iobus.master[27]
1616 mem_side=system.membus.slave[3]
1617
1618 [system.iocache.tags]
1619 type=LRU
1620 assoc=8
1621 block_size=64
1622 clk_domain=system.clk_domain
1623 eventq_index=0
1624 hit_latency=50
1625 sequential_access=false
1626 size=1024
1627
1628 [system.l2c]
1629 type=BaseCache
1630 children=tags
1631 addr_ranges=0:18446744073709551615
1632 assoc=8
1633 clk_domain=system.cpu_clk_domain
1634 demand_mshr_reserve=1
1635 eventq_index=0
1636 forward_snoops=true
1637 hit_latency=20
1638 is_top_level=false
1639 max_miss_count=0
1640 mshrs=20
1641 prefetch_on_access=false
1642 prefetcher=Null
1643 response_latency=20
1644 sequential_access=false
1645 size=4194304
1646 system=system
1647 tags=system.l2c.tags
1648 tgts_per_mshr=12
1649 write_buffers=8
1650 cpu_side=system.toL2Bus.master[0]
1651 mem_side=system.membus.slave[2]
1652
1653 [system.l2c.tags]
1654 type=LRU
1655 assoc=8
1656 block_size=64
1657 clk_domain=system.cpu_clk_domain
1658 eventq_index=0
1659 hit_latency=20
1660 sequential_access=false
1661 size=4194304
1662
1663 [system.membus]
1664 type=CoherentXBar
1665 children=badaddr_responder
1666 clk_domain=system.clk_domain
1667 eventq_index=0
1668 forward_latency=4
1669 frontend_latency=3
1670 response_latency=2
1671 snoop_filter=Null
1672 snoop_response_latency=4
1673 system=system
1674 use_default_range=false
1675 width=16
1676 default=system.membus.badaddr_responder.pio
1677 master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.vgic.pio system.realview.local_cpu_timer.pio system.physmem.port
1678 slave=system.realview.hdlcd.dma system.system_port system.l2c.mem_side system.iocache.mem_side
1679
1680 [system.membus.badaddr_responder]
1681 type=IsaFake
1682 clk_domain=system.clk_domain
1683 eventq_index=0
1684 fake_mem=false
1685 pio_addr=0
1686 pio_latency=100000
1687 pio_size=8
1688 ret_bad_addr=true
1689 ret_data16=65535
1690 ret_data32=4294967295
1691 ret_data64=18446744073709551615
1692 ret_data8=255
1693 system=system
1694 update_data=false
1695 warn_access=warn
1696 pio=system.membus.default
1697
1698 [system.physmem]
1699 type=DRAMCtrl
1700 IDD0=0.075000
1701 IDD02=0.000000
1702 IDD2N=0.050000
1703 IDD2N2=0.000000
1704 IDD2P0=0.000000
1705 IDD2P02=0.000000
1706 IDD2P1=0.000000
1707 IDD2P12=0.000000
1708 IDD3N=0.057000
1709 IDD3N2=0.000000
1710 IDD3P0=0.000000
1711 IDD3P02=0.000000
1712 IDD3P1=0.000000
1713 IDD3P12=0.000000
1714 IDD4R=0.187000
1715 IDD4R2=0.000000
1716 IDD4W=0.165000
1717 IDD4W2=0.000000
1718 IDD5=0.220000
1719 IDD52=0.000000
1720 IDD6=0.000000
1721 IDD62=0.000000
1722 VDD=1.500000
1723 VDD2=0.000000
1724 activation_limit=4
1725 addr_mapping=RoRaBaCoCh
1726 bank_groups_per_rank=0
1727 banks_per_rank=8
1728 burst_length=8
1729 channels=1
1730 clk_domain=system.clk_domain
1731 conf_table_reported=true
1732 device_bus_width=8
1733 device_rowbuffer_size=1024
1734 device_size=536870912
1735 devices_per_rank=8
1736 dll=true
1737 eventq_index=0
1738 in_addr_map=true
1739 max_accesses_per_row=16
1740 mem_sched_policy=frfcfs
1741 min_writes_per_switch=16
1742 null=false
1743 page_policy=open_adaptive
1744 range=2147483648:2415919103
1745 ranks_per_channel=2
1746 read_buffer_size=32
1747 static_backend_latency=10000
1748 static_frontend_latency=10000
1749 tBURST=5000
1750 tCCD_L=0
1751 tCK=1250
1752 tCL=13750
1753 tCS=2500
1754 tRAS=35000
1755 tRCD=13750
1756 tREFI=7800000
1757 tRFC=260000
1758 tRP=13750
1759 tRRD=6000
1760 tRRD_L=0
1761 tRTP=7500
1762 tRTW=2500
1763 tWR=15000
1764 tWTR=7500
1765 tXAW=30000
1766 tXP=0
1767 tXPDLL=0
1768 tXS=0
1769 tXSDLL=0
1770 write_buffer_size=64
1771 write_high_thresh_perc=85
1772 write_low_thresh_perc=50
1773 port=system.membus.master[5]
1774
1775 [system.realview]
1776 type=RealView
1777 children=aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake
1778 eventq_index=0
1779 intrctrl=system.intrctrl
1780 pci_cfg_base=805306368
1781 pci_cfg_gen_offsets=false
1782 pci_io_base=0
1783 system=system
1784
1785 [system.realview.aaci_fake]
1786 type=AmbaFake
1787 amba_id=0
1788 clk_domain=system.clk_domain
1789 eventq_index=0
1790 ignore_access=false
1791 pio_addr=470024192
1792 pio_latency=100000
1793 system=system
1794 pio=system.iobus.master[18]
1795
1796 [system.realview.cf_ctrl]
1797 type=IdeController
1798 BAR0=471465984
1799 BAR0LegacyIO=true
1800 BAR0Size=256
1801 BAR1=471466240
1802 BAR1LegacyIO=true
1803 BAR1Size=4096
1804 BAR2=1
1805 BAR2LegacyIO=false
1806 BAR2Size=8
1807 BAR3=1
1808 BAR3LegacyIO=false
1809 BAR3Size=4
1810 BAR4=1
1811 BAR4LegacyIO=false
1812 BAR4Size=16
1813 BAR5=1
1814 BAR5LegacyIO=false
1815 BAR5Size=0
1816 BIST=0
1817 CacheLineSize=0
1818 CapabilityPtr=0
1819 CardbusCIS=0
1820 ClassCode=1
1821 Command=1
1822 DeviceID=28945
1823 ExpansionROM=0
1824 HeaderType=0
1825 InterruptLine=31
1826 InterruptPin=1
1827 LatencyTimer=0
1828 LegacyIOBase=0
1829 MSICAPBaseOffset=0
1830 MSICAPCapId=0
1831 MSICAPMaskBits=0
1832 MSICAPMsgAddr=0
1833 MSICAPMsgCtrl=0
1834 MSICAPMsgData=0
1835 MSICAPMsgUpperAddr=0
1836 MSICAPNextCapability=0
1837 MSICAPPendingBits=0
1838 MSIXCAPBaseOffset=0
1839 MSIXCAPCapId=0
1840 MSIXCAPNextCapability=0
1841 MSIXMsgCtrl=0
1842 MSIXPbaOffset=0
1843 MSIXTableOffset=0
1844 MaximumLatency=0
1845 MinimumGrant=0
1846 PMCAPBaseOffset=0
1847 PMCAPCapId=0
1848 PMCAPCapabilities=0
1849 PMCAPCtrlStatus=0
1850 PMCAPNextCapability=0
1851 PXCAPBaseOffset=0
1852 PXCAPCapId=0
1853 PXCAPCapabilities=0
1854 PXCAPDevCap2=0
1855 PXCAPDevCapabilities=0
1856 PXCAPDevCtrl=0
1857 PXCAPDevCtrl2=0
1858 PXCAPDevStatus=0
1859 PXCAPLinkCap=0
1860 PXCAPLinkCtrl=0
1861 PXCAPLinkStatus=0
1862 PXCAPNextCapability=0
1863 ProgIF=133
1864 Revision=0
1865 Status=640
1866 SubClassCode=1
1867 SubsystemID=0
1868 SubsystemVendorID=0
1869 VendorID=32902
1870 clk_domain=system.clk_domain
1871 config_latency=20000
1872 ctrl_offset=2
1873 disks=
1874 eventq_index=0
1875 io_shift=2
1876 pci_bus=2
1877 pci_dev=0
1878 pci_func=0
1879 pio_latency=30000
1880 platform=system.realview
1881 system=system
1882 config=system.iobus.master[9]
1883 dma=system.iobus.slave[2]
1884 pio=system.iobus.master[8]
1885
1886 [system.realview.clcd]
1887 type=Pl111
1888 amba_id=1315089
1889 clk_domain=system.clk_domain
1890 enable_capture=true
1891 eventq_index=0
1892 gic=system.realview.gic
1893 int_num=46
1894 pio_addr=471793664
1895 pio_latency=10000
1896 pixel_clock=41667
1897 system=system
1898 vnc=system.vncserver
1899 dma=system.iobus.slave[1]
1900 pio=system.iobus.master[4]
1901
1902 [system.realview.energy_ctrl]
1903 type=EnergyCtrl
1904 clk_domain=system.clk_domain
1905 dvfs_handler=system.dvfs_handler
1906 eventq_index=0
1907 pio_addr=470286336
1908 pio_latency=100000
1909 system=system
1910 pio=system.iobus.master[22]
1911
1912 [system.realview.ethernet]
1913 type=IGbE
1914 BAR0=0
1915 BAR0LegacyIO=false
1916 BAR0Size=131072
1917 BAR1=0
1918 BAR1LegacyIO=false
1919 BAR1Size=0
1920 BAR2=0
1921 BAR2LegacyIO=false
1922 BAR2Size=0
1923 BAR3=0
1924 BAR3LegacyIO=false
1925 BAR3Size=0
1926 BAR4=0
1927 BAR4LegacyIO=false
1928 BAR4Size=0
1929 BAR5=0
1930 BAR5LegacyIO=false
1931 BAR5Size=0
1932 BIST=0
1933 CacheLineSize=0
1934 CapabilityPtr=0
1935 CardbusCIS=0
1936 ClassCode=2
1937 Command=0
1938 DeviceID=4213
1939 ExpansionROM=0
1940 HeaderType=0
1941 InterruptLine=1
1942 InterruptPin=1
1943 LatencyTimer=0
1944 LegacyIOBase=0
1945 MSICAPBaseOffset=0
1946 MSICAPCapId=0
1947 MSICAPMaskBits=0
1948 MSICAPMsgAddr=0
1949 MSICAPMsgCtrl=0
1950 MSICAPMsgData=0
1951 MSICAPMsgUpperAddr=0
1952 MSICAPNextCapability=0
1953 MSICAPPendingBits=0
1954 MSIXCAPBaseOffset=0
1955 MSIXCAPCapId=0
1956 MSIXCAPNextCapability=0
1957 MSIXMsgCtrl=0
1958 MSIXPbaOffset=0
1959 MSIXTableOffset=0
1960 MaximumLatency=0
1961 MinimumGrant=255
1962 PMCAPBaseOffset=0
1963 PMCAPCapId=0
1964 PMCAPCapabilities=0
1965 PMCAPCtrlStatus=0
1966 PMCAPNextCapability=0
1967 PXCAPBaseOffset=0
1968 PXCAPCapId=0
1969 PXCAPCapabilities=0
1970 PXCAPDevCap2=0
1971 PXCAPDevCapabilities=0
1972 PXCAPDevCtrl=0
1973 PXCAPDevCtrl2=0
1974 PXCAPDevStatus=0
1975 PXCAPLinkCap=0
1976 PXCAPLinkCtrl=0
1977 PXCAPLinkStatus=0
1978 PXCAPNextCapability=0
1979 ProgIF=0
1980 Revision=0
1981 Status=0
1982 SubClassCode=0
1983 SubsystemID=4104
1984 SubsystemVendorID=32902
1985 VendorID=32902
1986 clk_domain=system.clk_domain
1987 config_latency=20000
1988 eventq_index=0
1989 fetch_comp_delay=10000
1990 fetch_delay=10000
1991 hardware_address=00:90:00:00:00:01
1992 pci_bus=0
1993 pci_dev=0
1994 pci_func=0
1995 phy_epid=896
1996 phy_pid=680
1997 pio_latency=30000
1998 platform=system.realview
1999 rx_desc_cache_size=64
2000 rx_fifo_size=393216
2001 rx_write_delay=0
2002 system=system
2003 tx_desc_cache_size=64
2004 tx_fifo_size=393216
2005 tx_read_delay=0
2006 wb_comp_delay=10000
2007 wb_delay=10000
2008 config=system.iobus.master[26]
2009 dma=system.iobus.slave[4]
2010 pio=system.iobus.master[25]
2011
2012 [system.realview.generic_timer]
2013 type=GenericTimer
2014 eventq_index=0
2015 gic=system.realview.gic
2016 int_phys=29
2017 int_virt=27
2018 system=system
2019
2020 [system.realview.gic]
2021 type=Pl390
2022 clk_domain=system.clk_domain
2023 cpu_addr=738205696
2024 cpu_pio_delay=10000
2025 dist_addr=738201600
2026 dist_pio_delay=10000
2027 eventq_index=0
2028 int_latency=10000
2029 it_lines=128
2030 platform=system.realview
2031 system=system
2032 pio=system.membus.master[2]
2033
2034 [system.realview.hdlcd]
2035 type=HDLcd
2036 amba_id=1314816
2037 clk_domain=system.clk_domain
2038 enable_capture=true
2039 eventq_index=0
2040 gic=system.realview.gic
2041 int_num=117
2042 pio_addr=721420288
2043 pio_latency=10000
2044 pixel_clock=7299
2045 system=system
2046 vnc=system.vncserver
2047 workaround_swap_rb=true
2048 dma=system.membus.slave[0]
2049 pio=system.iobus.master[5]
2050
2051 [system.realview.ide]
2052 type=IdeController
2053 BAR0=1
2054 BAR0LegacyIO=false
2055 BAR0Size=8
2056 BAR1=1
2057 BAR1LegacyIO=false
2058 BAR1Size=4
2059 BAR2=1
2060 BAR2LegacyIO=false
2061 BAR2Size=8
2062 BAR3=1
2063 BAR3LegacyIO=false
2064 BAR3Size=4
2065 BAR4=1
2066 BAR4LegacyIO=false
2067 BAR4Size=16
2068 BAR5=1
2069 BAR5LegacyIO=false
2070 BAR5Size=0
2071 BIST=0
2072 CacheLineSize=0
2073 CapabilityPtr=0
2074 CardbusCIS=0
2075 ClassCode=1
2076 Command=0
2077 DeviceID=28945
2078 ExpansionROM=0
2079 HeaderType=0
2080 InterruptLine=2
2081 InterruptPin=2
2082 LatencyTimer=0
2083 LegacyIOBase=0
2084 MSICAPBaseOffset=0
2085 MSICAPCapId=0
2086 MSICAPMaskBits=0
2087 MSICAPMsgAddr=0
2088 MSICAPMsgCtrl=0
2089 MSICAPMsgData=0
2090 MSICAPMsgUpperAddr=0
2091 MSICAPNextCapability=0
2092 MSICAPPendingBits=0
2093 MSIXCAPBaseOffset=0
2094 MSIXCAPCapId=0
2095 MSIXCAPNextCapability=0
2096 MSIXMsgCtrl=0
2097 MSIXPbaOffset=0
2098 MSIXTableOffset=0
2099 MaximumLatency=0
2100 MinimumGrant=0
2101 PMCAPBaseOffset=0
2102 PMCAPCapId=0
2103 PMCAPCapabilities=0
2104 PMCAPCtrlStatus=0
2105 PMCAPNextCapability=0
2106 PXCAPBaseOffset=0
2107 PXCAPCapId=0
2108 PXCAPCapabilities=0
2109 PXCAPDevCap2=0
2110 PXCAPDevCapabilities=0
2111 PXCAPDevCtrl=0
2112 PXCAPDevCtrl2=0
2113 PXCAPDevStatus=0
2114 PXCAPLinkCap=0
2115 PXCAPLinkCtrl=0
2116 PXCAPLinkStatus=0
2117 PXCAPNextCapability=0
2118 ProgIF=133
2119 Revision=0
2120 Status=640
2121 SubClassCode=1
2122 SubsystemID=0
2123 SubsystemVendorID=0
2124 VendorID=32902
2125 clk_domain=system.clk_domain
2126 config_latency=20000
2127 ctrl_offset=0
2128 disks=system.cf0
2129 eventq_index=0
2130 io_shift=0
2131 pci_bus=0
2132 pci_dev=1
2133 pci_func=0
2134 pio_latency=30000
2135 platform=system.realview
2136 system=system
2137 config=system.iobus.master[24]
2138 dma=system.iobus.slave[3]
2139 pio=system.iobus.master[23]
2140
2141 [system.realview.kmi0]
2142 type=Pl050
2143 amba_id=1314896
2144 clk_domain=system.clk_domain
2145 eventq_index=0
2146 gic=system.realview.gic
2147 int_delay=1000000
2148 int_num=44
2149 is_mouse=false
2150 pio_addr=470155264
2151 pio_latency=100000
2152 system=system
2153 vnc=system.vncserver
2154 pio=system.iobus.master[6]
2155
2156 [system.realview.kmi1]
2157 type=Pl050
2158 amba_id=1314896
2159 clk_domain=system.clk_domain
2160 eventq_index=0
2161 gic=system.realview.gic
2162 int_delay=1000000
2163 int_num=45
2164 is_mouse=true
2165 pio_addr=470220800
2166 pio_latency=100000
2167 system=system
2168 vnc=system.vncserver
2169 pio=system.iobus.master[7]
2170
2171 [system.realview.l2x0_fake]
2172 type=IsaFake
2173 clk_domain=system.clk_domain
2174 eventq_index=0
2175 fake_mem=false
2176 pio_addr=739246080
2177 pio_latency=100000
2178 pio_size=4095
2179 ret_bad_addr=false
2180 ret_data16=65535
2181 ret_data32=4294967295
2182 ret_data64=18446744073709551615
2183 ret_data8=255
2184 system=system
2185 update_data=false
2186 warn_access=
2187 pio=system.iobus.master[12]
2188
2189 [system.realview.lan_fake]
2190 type=IsaFake
2191 clk_domain=system.clk_domain
2192 eventq_index=0
2193 fake_mem=false
2194 pio_addr=436207616
2195 pio_latency=100000
2196 pio_size=65535
2197 ret_bad_addr=false
2198 ret_data16=65535
2199 ret_data32=4294967295
2200 ret_data64=18446744073709551615
2201 ret_data8=255
2202 system=system
2203 update_data=false
2204 warn_access=
2205 pio=system.iobus.master[19]
2206
2207 [system.realview.local_cpu_timer]
2208 type=CpuLocalTimer
2209 clk_domain=system.clk_domain
2210 eventq_index=0
2211 gic=system.realview.gic
2212 int_num_timer=29
2213 int_num_watchdog=30
2214 pio_addr=738721792
2215 pio_latency=100000
2216 system=system
2217 pio=system.membus.master[4]
2218
2219 [system.realview.mmc_fake]
2220 type=AmbaFake
2221 amba_id=0
2222 clk_domain=system.clk_domain
2223 eventq_index=0
2224 ignore_access=false
2225 pio_addr=470089728
2226 pio_latency=100000
2227 system=system
2228 pio=system.iobus.master[21]
2229
2230 [system.realview.nvmem]
2231 type=SimpleMemory
2232 bandwidth=73.000000
2233 clk_domain=system.clk_domain
2234 conf_table_reported=false
2235 eventq_index=0
2236 in_addr_map=true
2237 latency=30000
2238 latency_var=0
2239 null=false
2240 range=0:67108863
2241 port=system.membus.master[1]
2242
2243 [system.realview.pciconfig]
2244 type=PciConfigAll
2245 bus=0
2246 clk_domain=system.clk_domain
2247 eventq_index=0
2248 pio_addr=0
2249 pio_latency=30000
2250 platform=system.realview
2251 size=268435456
2252 system=system
2253 pio=system.iobus.default
2254
2255 [system.realview.realview_io]
2256 type=RealViewCtrl
2257 clk_domain=system.clk_domain
2258 eventq_index=0
2259 idreg=35979264
2260 pio_addr=469827584
2261 pio_latency=100000
2262 proc_id0=335544320
2263 proc_id1=335544320
2264 system=system
2265 pio=system.iobus.master[1]
2266
2267 [system.realview.rtc]
2268 type=PL031
2269 amba_id=3412017
2270 clk_domain=system.clk_domain
2271 eventq_index=0
2272 gic=system.realview.gic
2273 int_delay=100000
2274 int_num=36
2275 pio_addr=471269376
2276 pio_latency=100000
2277 system=system
2278 time=Thu Jan 1 00:00:00 2009
2279 pio=system.iobus.master[10]
2280
2281 [system.realview.sp810_fake]
2282 type=AmbaFake
2283 amba_id=0
2284 clk_domain=system.clk_domain
2285 eventq_index=0
2286 ignore_access=true
2287 pio_addr=469893120
2288 pio_latency=100000
2289 system=system
2290 pio=system.iobus.master[16]
2291
2292 [system.realview.timer0]
2293 type=Sp804
2294 amba_id=1316868
2295 clk_domain=system.clk_domain
2296 clock0=1000000
2297 clock1=1000000
2298 eventq_index=0
2299 gic=system.realview.gic
2300 int_num0=34
2301 int_num1=34
2302 pio_addr=470876160
2303 pio_latency=100000
2304 system=system
2305 pio=system.iobus.master[2]
2306
2307 [system.realview.timer1]
2308 type=Sp804
2309 amba_id=1316868
2310 clk_domain=system.clk_domain
2311 clock0=1000000
2312 clock1=1000000
2313 eventq_index=0
2314 gic=system.realview.gic
2315 int_num0=35
2316 int_num1=35
2317 pio_addr=470941696
2318 pio_latency=100000
2319 system=system
2320 pio=system.iobus.master[3]
2321
2322 [system.realview.uart]
2323 type=Pl011
2324 clk_domain=system.clk_domain
2325 end_on_eot=false
2326 eventq_index=0
2327 gic=system.realview.gic
2328 int_delay=100000
2329 int_num=37
2330 pio_addr=470351872
2331 pio_latency=100000
2332 platform=system.realview
2333 system=system
2334 terminal=system.terminal
2335 pio=system.iobus.master[0]
2336
2337 [system.realview.uart1_fake]
2338 type=AmbaFake
2339 amba_id=0
2340 clk_domain=system.clk_domain
2341 eventq_index=0
2342 ignore_access=false
2343 pio_addr=470417408
2344 pio_latency=100000
2345 system=system
2346 pio=system.iobus.master[13]
2347
2348 [system.realview.uart2_fake]
2349 type=AmbaFake
2350 amba_id=0
2351 clk_domain=system.clk_domain
2352 eventq_index=0
2353 ignore_access=false
2354 pio_addr=470482944
2355 pio_latency=100000
2356 system=system
2357 pio=system.iobus.master[14]
2358
2359 [system.realview.uart3_fake]
2360 type=AmbaFake
2361 amba_id=0
2362 clk_domain=system.clk_domain
2363 eventq_index=0
2364 ignore_access=false
2365 pio_addr=470548480
2366 pio_latency=100000
2367 system=system
2368 pio=system.iobus.master[15]
2369
2370 [system.realview.usb_fake]
2371 type=IsaFake
2372 clk_domain=system.clk_domain
2373 eventq_index=0
2374 fake_mem=false
2375 pio_addr=452984832
2376 pio_latency=100000
2377 pio_size=131071
2378 ret_bad_addr=false
2379 ret_data16=65535
2380 ret_data32=4294967295
2381 ret_data64=18446744073709551615
2382 ret_data8=255
2383 system=system
2384 update_data=false
2385 warn_access=
2386 pio=system.iobus.master[20]
2387
2388 [system.realview.vgic]
2389 type=VGic
2390 clk_domain=system.clk_domain
2391 eventq_index=0
2392 gic=system.realview.gic
2393 hv_addr=738213888
2394 pio_delay=10000
2395 platform=system.realview
2396 ppint=25
2397 system=system
2398 vcpu_addr=738222080
2399 pio=system.membus.master[3]
2400
2401 [system.realview.vram]
2402 type=SimpleMemory
2403 bandwidth=73.000000
2404 clk_domain=system.clk_domain
2405 conf_table_reported=false
2406 eventq_index=0
2407 in_addr_map=true
2408 latency=30000
2409 latency_var=0
2410 null=false
2411 range=402653184:436207615
2412 port=system.iobus.master[11]
2413
2414 [system.realview.watchdog_fake]
2415 type=AmbaFake
2416 amba_id=0
2417 clk_domain=system.clk_domain
2418 eventq_index=0
2419 ignore_access=false
2420 pio_addr=470745088
2421 pio_latency=100000
2422 system=system
2423 pio=system.iobus.master[17]
2424
2425 [system.terminal]
2426 type=Terminal
2427 eventq_index=0
2428 intr_control=system.intrctrl
2429 number=0
2430 output=true
2431 port=3456
2432
2433 [system.toL2Bus]
2434 type=CoherentXBar
2435 clk_domain=system.cpu_clk_domain
2436 eventq_index=0
2437 forward_latency=0
2438 frontend_latency=1
2439 response_latency=1
2440 snoop_filter=Null
2441 snoop_response_latency=1
2442 system=system
2443 use_default_range=false
2444 width=32
2445 master=system.l2c.cpu_side
2446 slave=system.cpu0.l2cache.mem_side system.cpu1.l2cache.mem_side
2447
2448 [system.vncserver]
2449 type=VncServer
2450 eventq_index=0
2451 frame_capture=false
2452 number=0
2453 port=5900
2454
2455 [system.voltage_domain]
2456 type=VoltageDomain
2457 eventq_index=0
2458 voltage=1.000000
2459