2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.586835 # Number of seconds simulated
4 sim_ticks 586834596000 # Number of ticks simulated
5 final_tick 586834596000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 99458 # Simulator instruction rate (inst/s)
8 host_tick_rate 35994653 # Simulator tick rate (ticks/s)
9 host_mem_usage 253740 # Number of bytes of host memory used
10 host_seconds 16303.38 # Real time elapsed on the host
11 sim_insts 1621493982 # Number of instructions simulated
12 system.physmem.bytes_read 5879616 # Number of bytes read from this memory
13 system.physmem.bytes_inst_read 57024 # Number of instructions bytes read from this memory
14 system.physmem.bytes_written 3743488 # Number of bytes written to this memory
15 system.physmem.num_reads 91869 # Number of read requests responded to by this memory
16 system.physmem.num_writes 58492 # Number of write requests responded to by this memory
17 system.physmem.num_other 0 # Number of other requests responded to by this memory
18 system.physmem.bw_read 10019205 # Total read bandwidth from this memory (bytes/s)
19 system.physmem.bw_inst_read 97172 # Instruction read bandwidth from this memory (bytes/s)
20 system.physmem.bw_write 6379119 # Write bandwidth from this memory (bytes/s)
21 system.physmem.bw_total 16398324 # Total bandwidth to/from this memory (bytes/s)
22 system.cpu.workload.num_syscalls 48 # Number of system calls
23 system.cpu.numCycles 1173669193 # number of cpu cycles simulated
24 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
25 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
26 system.cpu.BPredUnit.lookups 140536614 # Number of BP lookups
27 system.cpu.BPredUnit.condPredicted 140536614 # Number of conditional branches predicted
28 system.cpu.BPredUnit.condIncorrect 7896314 # Number of conditional branches incorrect
29 system.cpu.BPredUnit.BTBLookups 133769291 # Number of BTB lookups
30 system.cpu.BPredUnit.BTBHits 132901689 # Number of BTB hits
31 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
32 system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
33 system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
34 system.cpu.fetch.icacheStallCycles 138231227 # Number of cycles fetch is stalled on an Icache miss
35 system.cpu.fetch.Insts 1143529036 # Number of instructions fetch has processed
36 system.cpu.fetch.Branches 140536614 # Number of branches that fetch encountered
37 system.cpu.fetch.predictedBranches 132901689 # Number of branches that fetch has predicted taken
38 system.cpu.fetch.Cycles 330118681 # Number of cycles fetch has run and was not squashing or blocked
39 system.cpu.fetch.SquashCycles 56348337 # Number of cycles fetch has spent squashing
40 system.cpu.fetch.BlockedCycles 656952944 # Number of cycles fetch has spent blocked
41 system.cpu.fetch.MiscStallCycles 60 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
42 system.cpu.fetch.PendingTrapStallCycles 378 # Number of stall cycles due to pending traps
43 system.cpu.fetch.CacheLines 136534174 # Number of cache lines fetched
44 system.cpu.fetch.IcacheSquashes 2392311 # Number of outstanding Icache misses that were squashed
45 system.cpu.fetch.rateDist::samples 1173574785 # Number of instructions fetched each cycle (Total)
46 system.cpu.fetch.rateDist::mean 1.778199 # Number of instructions fetched each cycle (Total)
47 system.cpu.fetch.rateDist::stdev 3.100517 # Number of instructions fetched each cycle (Total)
48 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
49 system.cpu.fetch.rateDist::0 846464435 72.13% 72.13% # Number of instructions fetched each cycle (Total)
50 system.cpu.fetch.rateDist::1 17271965 1.47% 73.60% # Number of instructions fetched each cycle (Total)
51 system.cpu.fetch.rateDist::2 15892053 1.35% 74.95% # Number of instructions fetched each cycle (Total)
52 system.cpu.fetch.rateDist::3 19142892 1.63% 76.58% # Number of instructions fetched each cycle (Total)
53 system.cpu.fetch.rateDist::4 23218397 1.98% 78.56% # Number of instructions fetched each cycle (Total)
54 system.cpu.fetch.rateDist::5 16689415 1.42% 79.98% # Number of instructions fetched each cycle (Total)
55 system.cpu.fetch.rateDist::6 22145456 1.89% 81.87% # Number of instructions fetched each cycle (Total)
56 system.cpu.fetch.rateDist::7 30830267 2.63% 84.50% # Number of instructions fetched each cycle (Total)
57 system.cpu.fetch.rateDist::8 181919905 15.50% 100.00% # Number of instructions fetched each cycle (Total)
58 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
59 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
60 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
61 system.cpu.fetch.rateDist::total 1173574785 # Number of instructions fetched each cycle (Total)
62 system.cpu.fetch.branchRate 0.119741 # Number of branch fetches per cycle
63 system.cpu.fetch.rate 0.974320 # Number of inst fetches per cycle
64 system.cpu.decode.IdleCycles 240018155 # Number of cycles decode is idle
65 system.cpu.decode.BlockedCycles 564065687 # Number of cycles decode is blocked
66 system.cpu.decode.RunCycles 224667967 # Number of cycles decode is running
67 system.cpu.decode.UnblockCycles 96551481 # Number of cycles decode is unblocking
68 system.cpu.decode.SquashCycles 48271495 # Number of cycles decode is squashing
69 system.cpu.decode.DecodedInsts 2053347825 # Number of instructions handled by decode
70 system.cpu.rename.SquashCycles 48271495 # Number of cycles rename is squashing
71 system.cpu.rename.IdleCycles 288250921 # Number of cycles rename is idle
72 system.cpu.rename.BlockCycles 136396250 # Number of cycles rename is blocking
73 system.cpu.rename.serializeStallCycles 3594 # count of cycles rename stalled for serializing inst
74 system.cpu.rename.RunCycles 255481832 # Number of cycles rename is running
75 system.cpu.rename.UnblockCycles 445170693 # Number of cycles rename is unblocking
76 system.cpu.rename.RenamedInsts 2022383034 # Number of instructions processed by rename
77 system.cpu.rename.ROBFullEvents 772 # Number of times rename has blocked due to ROB full
78 system.cpu.rename.IQFullEvents 278054588 # Number of times rename has blocked due to IQ full
79 system.cpu.rename.LSQFullEvents 132157059 # Number of times rename has blocked due to LSQ full
80 system.cpu.rename.RenamedOperands 2011799289 # Number of destination operands rename has renamed
81 system.cpu.rename.RenameLookups 4917261318 # Number of register rename lookups that rename has made
82 system.cpu.rename.int_rename_lookups 4917257566 # Number of integer rename lookups
83 system.cpu.rename.fp_rename_lookups 3752 # Number of floating rename lookups
84 system.cpu.rename.CommittedMaps 1617994650 # Number of HB maps that are committed
85 system.cpu.rename.UndoneMaps 393804639 # Number of HB maps that are undone due to squashing
86 system.cpu.rename.serializingInsts 92 # count of serializing insts renamed
87 system.cpu.rename.tempSerializingInsts 92 # count of temporary serializing insts renamed
88 system.cpu.rename.skidInsts 795963127 # count of insts added to the skid buffer
89 system.cpu.memDep0.insertedLoads 515675644 # Number of loads inserted to the mem dependence unit.
90 system.cpu.memDep0.insertedStores 225280197 # Number of stores inserted to the mem dependence unit.
91 system.cpu.memDep0.conflictingLoads 353360778 # Number of conflicting loads.
92 system.cpu.memDep0.conflictingStores 147850226 # Number of conflicting stores.
93 system.cpu.iq.iqInstsAdded 1972232230 # Number of instructions added to the IQ (excludes non-spec)
94 system.cpu.iq.iqNonSpecInstsAdded 190 # Number of non-speculative instructions added to the IQ
95 system.cpu.iq.iqInstsIssued 1776284004 # Number of instructions issued
96 system.cpu.iq.iqSquashedInstsIssued 173989 # Number of squashed instructions issued
97 system.cpu.iq.iqSquashedInstsExamined 350598274 # Number of squashed instructions iterated over during squash; mainly for profiling
98 system.cpu.iq.iqSquashedOperandsExamined 640215855 # Number of squashed operands that are examined and possibly removed from graph
99 system.cpu.iq.iqSquashedNonSpecRemoved 140 # Number of squashed non-spec instructions that were removed
100 system.cpu.iq.issued_per_cycle::samples 1173574785 # Number of insts issued each cycle
101 system.cpu.iq.issued_per_cycle::mean 1.513567 # Number of insts issued each cycle
102 system.cpu.iq.issued_per_cycle::stdev 1.313751 # Number of insts issued each cycle
103 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
104 system.cpu.iq.issued_per_cycle::0 268099715 22.84% 22.84% # Number of insts issued each cycle
105 system.cpu.iq.issued_per_cycle::1 420406461 35.82% 58.67% # Number of insts issued each cycle
106 system.cpu.iq.issued_per_cycle::2 239398162 20.40% 79.07% # Number of insts issued each cycle
107 system.cpu.iq.issued_per_cycle::3 159391711 13.58% 92.65% # Number of insts issued each cycle
108 system.cpu.iq.issued_per_cycle::4 48358537 4.12% 96.77% # Number of insts issued each cycle
109 system.cpu.iq.issued_per_cycle::5 24330955 2.07% 98.84% # Number of insts issued each cycle
110 system.cpu.iq.issued_per_cycle::6 11625243 0.99% 99.83% # Number of insts issued each cycle
111 system.cpu.iq.issued_per_cycle::7 1646303 0.14% 99.97% # Number of insts issued each cycle
112 system.cpu.iq.issued_per_cycle::8 317698 0.03% 100.00% # Number of insts issued each cycle
113 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
114 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
115 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
116 system.cpu.iq.issued_per_cycle::total 1173574785 # Number of insts issued each cycle
117 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
118 system.cpu.iq.fu_full::IntAlu 185497 7.34% 7.34% # attempts to use FU when none available
119 system.cpu.iq.fu_full::IntMult 0 0.00% 7.34% # attempts to use FU when none available
120 system.cpu.iq.fu_full::IntDiv 0 0.00% 7.34% # attempts to use FU when none available
121 system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.34% # attempts to use FU when none available
122 system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.34% # attempts to use FU when none available
123 system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.34% # attempts to use FU when none available
124 system.cpu.iq.fu_full::FloatMult 0 0.00% 7.34% # attempts to use FU when none available
125 system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.34% # attempts to use FU when none available
126 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.34% # attempts to use FU when none available
127 system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.34% # attempts to use FU when none available
128 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.34% # attempts to use FU when none available
129 system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.34% # attempts to use FU when none available
130 system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.34% # attempts to use FU when none available
131 system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.34% # attempts to use FU when none available
132 system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.34% # attempts to use FU when none available
133 system.cpu.iq.fu_full::SimdMult 0 0.00% 7.34% # attempts to use FU when none available
134 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.34% # attempts to use FU when none available
135 system.cpu.iq.fu_full::SimdShift 0 0.00% 7.34% # attempts to use FU when none available
136 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.34% # attempts to use FU when none available
137 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.34% # attempts to use FU when none available
138 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.34% # attempts to use FU when none available
139 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.34% # attempts to use FU when none available
140 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.34% # attempts to use FU when none available
141 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.34% # attempts to use FU when none available
142 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.34% # attempts to use FU when none available
143 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.34% # attempts to use FU when none available
144 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.34% # attempts to use FU when none available
145 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.34% # attempts to use FU when none available
146 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.34% # attempts to use FU when none available
147 system.cpu.iq.fu_full::MemRead 2190114 86.61% 93.95% # attempts to use FU when none available
148 system.cpu.iq.fu_full::MemWrite 153108 6.05% 100.00% # attempts to use FU when none available
149 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
150 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
151 system.cpu.iq.FU_type_0::No_OpClass 26819156 1.51% 1.51% # Type of FU issued
152 system.cpu.iq.FU_type_0::IntAlu 1098315644 61.83% 63.34% # Type of FU issued
153 system.cpu.iq.FU_type_0::IntMult 0 0.00% 63.34% # Type of FU issued
154 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 63.34% # Type of FU issued
155 system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 63.34% # Type of FU issued
156 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 63.34% # Type of FU issued
157 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 63.34% # Type of FU issued
158 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 63.34% # Type of FU issued
159 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 63.34% # Type of FU issued
160 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 63.34% # Type of FU issued
161 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 63.34% # Type of FU issued
162 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 63.34% # Type of FU issued
163 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 63.34% # Type of FU issued
164 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 63.34% # Type of FU issued
165 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 63.34% # Type of FU issued
166 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 63.34% # Type of FU issued
167 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 63.34% # Type of FU issued
168 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 63.34% # Type of FU issued
169 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 63.34% # Type of FU issued
170 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 63.34% # Type of FU issued
171 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 63.34% # Type of FU issued
172 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 63.34% # Type of FU issued
173 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 63.34% # Type of FU issued
174 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 63.34% # Type of FU issued
175 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 63.34% # Type of FU issued
176 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 63.34% # Type of FU issued
177 system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 63.34% # Type of FU issued
178 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 63.34% # Type of FU issued
179 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 63.34% # Type of FU issued
180 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 63.34% # Type of FU issued
181 system.cpu.iq.FU_type_0::MemRead 456429787 25.70% 89.04% # Type of FU issued
182 system.cpu.iq.FU_type_0::MemWrite 194719417 10.96% 100.00% # Type of FU issued
183 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
184 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
185 system.cpu.iq.FU_type_0::total 1776284004 # Type of FU issued
186 system.cpu.iq.rate 1.513445 # Inst issue rate
187 system.cpu.iq.fu_busy_cnt 2528719 # FU busy when requested
188 system.cpu.iq.fu_busy_rate 0.001424 # FU busy rate (busy events/executed inst)
189 system.cpu.iq.int_inst_queue_reads 4728845466 # Number of integer instruction queue reads
190 system.cpu.iq.int_inst_queue_writes 2323038766 # Number of integer instruction queue writes
191 system.cpu.iq.int_inst_queue_wakeup_accesses 1755173186 # Number of integer instruction queue wakeup accesses
192 system.cpu.iq.fp_inst_queue_reads 35 # Number of floating instruction queue reads
193 system.cpu.iq.fp_inst_queue_writes 448 # Number of floating instruction queue writes
194 system.cpu.iq.fp_inst_queue_wakeup_accesses 12 # Number of floating instruction queue wakeup accesses
195 system.cpu.iq.int_alu_accesses 1751993548 # Number of integer alu accesses
196 system.cpu.iq.fp_alu_accesses 19 # Number of floating point alu accesses
197 system.cpu.iew.lsq.thread0.forwLoads 207962564 # Number of loads that had data forwarded from stores
198 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
199 system.cpu.iew.lsq.thread0.squashedLoads 96633519 # Number of loads squashed
200 system.cpu.iew.lsq.thread0.ignoredResponses 76725 # Number of memory responses ignored because the instruction is squashed
201 system.cpu.iew.lsq.thread0.memOrderViolation 215178 # Number of memory ordering violations
202 system.cpu.iew.lsq.thread0.squashedStores 37094140 # Number of stores squashed
203 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
204 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
205 system.cpu.iew.lsq.thread0.rescheduledLoads 1306 # Number of loads that were rescheduled
206 system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
207 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
208 system.cpu.iew.iewSquashCycles 48271495 # Number of cycles IEW is squashing
209 system.cpu.iew.iewBlockCycles 1965747 # Number of cycles IEW is blocking
210 system.cpu.iew.iewUnblockCycles 154206 # Number of cycles IEW is unblocking
211 system.cpu.iew.iewDispatchedInsts 1972232420 # Number of instructions dispatched to IQ
212 system.cpu.iew.iewDispSquashedInsts 7113535 # Number of squashed instructions skipped by dispatch
213 system.cpu.iew.iewDispLoadInsts 515675644 # Number of dispatched load instructions
214 system.cpu.iew.iewDispStoreInsts 225280197 # Number of dispatched store instructions
215 system.cpu.iew.iewDispNonSpecInsts 85 # Number of dispatched non-speculative instructions
216 system.cpu.iew.iewIQFullEvents 69568 # Number of times the IQ has become full, causing a stall
217 system.cpu.iew.iewLSQFullEvents 118 # Number of times the LSQ has become full, causing a stall
218 system.cpu.iew.memOrderViolationEvents 215178 # Number of memory order violations
219 system.cpu.iew.predictedTakenIncorrect 4620478 # Number of branches that were predicted taken incorrectly
220 system.cpu.iew.predictedNotTakenIncorrect 3457907 # Number of branches that were predicted not taken incorrectly
221 system.cpu.iew.branchMispredicts 8078385 # Number of branch mispredicts detected at execute
222 system.cpu.iew.iewExecutedInsts 1762068190 # Number of executed instructions
223 system.cpu.iew.iewExecLoadInsts 450602678 # Number of load instructions executed
224 system.cpu.iew.iewExecSquashedInsts 14215814 # Number of squashed instructions skipped in execute
225 system.cpu.iew.exec_swp 0 # number of swp insts executed
226 system.cpu.iew.exec_nop 0 # number of nop insts executed
227 system.cpu.iew.exec_refs 644481818 # number of memory reference insts executed
228 system.cpu.iew.exec_branches 111935144 # Number of branches executed
229 system.cpu.iew.exec_stores 193879140 # Number of stores executed
230 system.cpu.iew.exec_rate 1.501333 # Inst execution rate
231 system.cpu.iew.wb_sent 1756702193 # cumulative count of insts sent to commit
232 system.cpu.iew.wb_count 1755173198 # cumulative count of insts written-back
233 system.cpu.iew.wb_producers 1327558450 # num instructions producing a value
234 system.cpu.iew.wb_consumers 1975144997 # num instructions consuming a value
235 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
236 system.cpu.iew.wb_rate 1.495458 # insts written-back per cycle
237 system.cpu.iew.wb_fanout 0.672132 # average fanout of values written-back
238 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
239 system.cpu.commit.commitCommittedInsts 1621493982 # The number of committed instructions
240 system.cpu.commit.commitSquashedInsts 350742946 # The number of squashed insts skipped by commit
241 system.cpu.commit.commitNonSpecStalls 50 # The number of times commit has been forced to stall to communicate backwards
242 system.cpu.commit.branchMispredicts 7896364 # The number of times a branch was mispredicted
243 system.cpu.commit.committed_per_cycle::samples 1125303290 # Number of insts commited each cycle
244 system.cpu.commit.committed_per_cycle::mean 1.440940 # Number of insts commited each cycle
245 system.cpu.commit.committed_per_cycle::stdev 1.651939 # Number of insts commited each cycle
246 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
247 system.cpu.commit.committed_per_cycle::0 343524257 30.53% 30.53% # Number of insts commited each cycle
248 system.cpu.commit.committed_per_cycle::1 441933791 39.27% 69.80% # Number of insts commited each cycle
249 system.cpu.commit.committed_per_cycle::2 99674686 8.86% 78.66% # Number of insts commited each cycle
250 system.cpu.commit.committed_per_cycle::3 136523006 12.13% 90.79% # Number of insts commited each cycle
251 system.cpu.commit.committed_per_cycle::4 31731928 2.82% 93.61% # Number of insts commited each cycle
252 system.cpu.commit.committed_per_cycle::5 26136643 2.32% 95.93% # Number of insts commited each cycle
253 system.cpu.commit.committed_per_cycle::6 22505633 2.00% 97.93% # Number of insts commited each cycle
254 system.cpu.commit.committed_per_cycle::7 8189692 0.73% 98.66% # Number of insts commited each cycle
255 system.cpu.commit.committed_per_cycle::8 15083654 1.34% 100.00% # Number of insts commited each cycle
256 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
257 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
258 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
259 system.cpu.commit.committed_per_cycle::total 1125303290 # Number of insts commited each cycle
260 system.cpu.commit.count 1621493982 # Number of instructions committed
261 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
262 system.cpu.commit.refs 607228182 # Number of memory references committed
263 system.cpu.commit.loads 419042125 # Number of loads committed
264 system.cpu.commit.membars 0 # Number of memory barriers committed
265 system.cpu.commit.branches 107161579 # Number of branches committed
266 system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
267 system.cpu.commit.int_insts 1621354492 # Number of committed integer instructions.
268 system.cpu.commit.function_calls 0 # Number of function calls committed.
269 system.cpu.commit.bw_lim_events 15083654 # number cycles where commit BW limit reached
270 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
271 system.cpu.rob.rob_reads 3082456564 # The number of ROB reads
272 system.cpu.rob.rob_writes 3992764754 # The number of ROB writes
273 system.cpu.timesIdled 21723 # Number of times that the entire CPU went into an idle state and unscheduled itself
274 system.cpu.idleCycles 94408 # Total number of cycles that the CPU has spent unscheduled due to idling
275 system.cpu.committedInsts 1621493982 # Number of Instructions Simulated
276 system.cpu.committedInsts_total 1621493982 # Number of Instructions Simulated
277 system.cpu.cpi 0.723820 # CPI: Cycles Per Instruction
278 system.cpu.cpi_total 0.723820 # CPI: Total CPI of All Threads
279 system.cpu.ipc 1.381560 # IPC: Instructions Per Cycle
280 system.cpu.ipc_total 1.381560 # IPC: Total IPC of All Threads
281 system.cpu.int_regfile_reads 3268959976 # number of integer regfile reads
282 system.cpu.int_regfile_writes 1746565098 # number of integer regfile writes
283 system.cpu.fp_regfile_reads 12 # number of floating regfile reads
284 system.cpu.misc_regfile_reads 905288155 # number of misc regfile reads
285 system.cpu.icache.replacements 12 # number of replacements
286 system.cpu.icache.tagsinuse 807.278486 # Cycle average of tags in use
287 system.cpu.icache.total_refs 136532946 # Total number of references to valid blocks.
288 system.cpu.icache.sampled_refs 894 # Sample count of references to valid blocks.
289 system.cpu.icache.avg_refs 152721.416107 # Average number of references to valid blocks.
290 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
291 system.cpu.icache.occ_blocks::0 807.278486 # Average occupied blocks per context
292 system.cpu.icache.occ_percent::0 0.394179 # Average percentage of cache occupancy
293 system.cpu.icache.ReadReq_hits 136532946 # number of ReadReq hits
294 system.cpu.icache.demand_hits 136532946 # number of demand (read+write) hits
295 system.cpu.icache.overall_hits 136532946 # number of overall hits
296 system.cpu.icache.ReadReq_misses 1228 # number of ReadReq misses
297 system.cpu.icache.demand_misses 1228 # number of demand (read+write) misses
298 system.cpu.icache.overall_misses 1228 # number of overall misses
299 system.cpu.icache.ReadReq_miss_latency 43195500 # number of ReadReq miss cycles
300 system.cpu.icache.demand_miss_latency 43195500 # number of demand (read+write) miss cycles
301 system.cpu.icache.overall_miss_latency 43195500 # number of overall miss cycles
302 system.cpu.icache.ReadReq_accesses 136534174 # number of ReadReq accesses(hits+misses)
303 system.cpu.icache.demand_accesses 136534174 # number of demand (read+write) accesses
304 system.cpu.icache.overall_accesses 136534174 # number of overall (read+write) accesses
305 system.cpu.icache.ReadReq_miss_rate 0.000009 # miss rate for ReadReq accesses
306 system.cpu.icache.demand_miss_rate 0.000009 # miss rate for demand accesses
307 system.cpu.icache.overall_miss_rate 0.000009 # miss rate for overall accesses
308 system.cpu.icache.ReadReq_avg_miss_latency 35175.488599 # average ReadReq miss latency
309 system.cpu.icache.demand_avg_miss_latency 35175.488599 # average overall miss latency
310 system.cpu.icache.overall_avg_miss_latency 35175.488599 # average overall miss latency
311 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
312 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
313 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
314 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
315 system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
316 system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
317 system.cpu.icache.fast_writes 0 # number of fast writes performed
318 system.cpu.icache.cache_copies 0 # number of cache copies performed
319 system.cpu.icache.writebacks 0 # number of writebacks
320 system.cpu.icache.ReadReq_mshr_hits 334 # number of ReadReq MSHR hits
321 system.cpu.icache.demand_mshr_hits 334 # number of demand (read+write) MSHR hits
322 system.cpu.icache.overall_mshr_hits 334 # number of overall MSHR hits
323 system.cpu.icache.ReadReq_mshr_misses 894 # number of ReadReq MSHR misses
324 system.cpu.icache.demand_mshr_misses 894 # number of demand (read+write) MSHR misses
325 system.cpu.icache.overall_mshr_misses 894 # number of overall MSHR misses
326 system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
327 system.cpu.icache.ReadReq_mshr_miss_latency 31569000 # number of ReadReq MSHR miss cycles
328 system.cpu.icache.demand_mshr_miss_latency 31569000 # number of demand (read+write) MSHR miss cycles
329 system.cpu.icache.overall_mshr_miss_latency 31569000 # number of overall MSHR miss cycles
330 system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
331 system.cpu.icache.ReadReq_mshr_miss_rate 0.000007 # mshr miss rate for ReadReq accesses
332 system.cpu.icache.demand_mshr_miss_rate 0.000007 # mshr miss rate for demand accesses
333 system.cpu.icache.overall_mshr_miss_rate 0.000007 # mshr miss rate for overall accesses
334 system.cpu.icache.ReadReq_avg_mshr_miss_latency 35312.080537 # average ReadReq mshr miss latency
335 system.cpu.icache.demand_avg_mshr_miss_latency 35312.080537 # average overall mshr miss latency
336 system.cpu.icache.overall_avg_mshr_miss_latency 35312.080537 # average overall mshr miss latency
337 system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
338 system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
339 system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
340 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
341 system.cpu.dcache.replacements 459037 # number of replacements
342 system.cpu.dcache.tagsinuse 4094.269422 # Cycle average of tags in use
343 system.cpu.dcache.total_refs 430357004 # Total number of references to valid blocks.
344 system.cpu.dcache.sampled_refs 463133 # Sample count of references to valid blocks.
345 system.cpu.dcache.avg_refs 929.229841 # Average number of references to valid blocks.
346 system.cpu.dcache.warmup_cycle 414463000 # Cycle when the warmup percentage was hit.
347 system.cpu.dcache.occ_blocks::0 4094.269422 # Average occupied blocks per context
348 system.cpu.dcache.occ_percent::0 0.999577 # Average percentage of cache occupancy
349 system.cpu.dcache.ReadReq_hits 242420503 # number of ReadReq hits
350 system.cpu.dcache.WriteReq_hits 187936501 # number of WriteReq hits
351 system.cpu.dcache.demand_hits 430357004 # number of demand (read+write) hits
352 system.cpu.dcache.overall_hits 430357004 # number of overall hits
353 system.cpu.dcache.ReadReq_misses 217102 # number of ReadReq misses
354 system.cpu.dcache.WriteReq_misses 249556 # number of WriteReq misses
355 system.cpu.dcache.demand_misses 466658 # number of demand (read+write) misses
356 system.cpu.dcache.overall_misses 466658 # number of overall misses
357 system.cpu.dcache.ReadReq_miss_latency 2192767500 # number of ReadReq miss cycles
358 system.cpu.dcache.WriteReq_miss_latency 3219007000 # number of WriteReq miss cycles
359 system.cpu.dcache.demand_miss_latency 5411774500 # number of demand (read+write) miss cycles
360 system.cpu.dcache.overall_miss_latency 5411774500 # number of overall miss cycles
361 system.cpu.dcache.ReadReq_accesses 242637605 # number of ReadReq accesses(hits+misses)
362 system.cpu.dcache.WriteReq_accesses 188186057 # number of WriteReq accesses(hits+misses)
363 system.cpu.dcache.demand_accesses 430823662 # number of demand (read+write) accesses
364 system.cpu.dcache.overall_accesses 430823662 # number of overall (read+write) accesses
365 system.cpu.dcache.ReadReq_miss_rate 0.000895 # miss rate for ReadReq accesses
366 system.cpu.dcache.WriteReq_miss_rate 0.001326 # miss rate for WriteReq accesses
367 system.cpu.dcache.demand_miss_rate 0.001083 # miss rate for demand accesses
368 system.cpu.dcache.overall_miss_rate 0.001083 # miss rate for overall accesses
369 system.cpu.dcache.ReadReq_avg_miss_latency 10100.171809 # average ReadReq miss latency
370 system.cpu.dcache.WriteReq_avg_miss_latency 12898.936511 # average WriteReq miss latency
371 system.cpu.dcache.demand_avg_miss_latency 11596.875013 # average overall miss latency
372 system.cpu.dcache.overall_avg_miss_latency 11596.875013 # average overall miss latency
373 system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
374 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
375 system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
376 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
377 system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
378 system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
379 system.cpu.dcache.fast_writes 0 # number of fast writes performed
380 system.cpu.dcache.cache_copies 0 # number of cache copies performed
381 system.cpu.dcache.writebacks 409999 # number of writebacks
382 system.cpu.dcache.ReadReq_mshr_hits 3488 # number of ReadReq MSHR hits
383 system.cpu.dcache.WriteReq_mshr_hits 35 # number of WriteReq MSHR hits
384 system.cpu.dcache.demand_mshr_hits 3523 # number of demand (read+write) MSHR hits
385 system.cpu.dcache.overall_mshr_hits 3523 # number of overall MSHR hits
386 system.cpu.dcache.ReadReq_mshr_misses 213614 # number of ReadReq MSHR misses
387 system.cpu.dcache.WriteReq_mshr_misses 249521 # number of WriteReq MSHR misses
388 system.cpu.dcache.demand_mshr_misses 463135 # number of demand (read+write) MSHR misses
389 system.cpu.dcache.overall_mshr_misses 463135 # number of overall MSHR misses
390 system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
391 system.cpu.dcache.ReadReq_mshr_miss_latency 1523998500 # number of ReadReq MSHR miss cycles
392 system.cpu.dcache.WriteReq_mshr_miss_latency 2469759000 # number of WriteReq MSHR miss cycles
393 system.cpu.dcache.demand_mshr_miss_latency 3993757500 # number of demand (read+write) MSHR miss cycles
394 system.cpu.dcache.overall_mshr_miss_latency 3993757500 # number of overall MSHR miss cycles
395 system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
396 system.cpu.dcache.ReadReq_mshr_miss_rate 0.000880 # mshr miss rate for ReadReq accesses
397 system.cpu.dcache.WriteReq_mshr_miss_rate 0.001326 # mshr miss rate for WriteReq accesses
398 system.cpu.dcache.demand_mshr_miss_rate 0.001075 # mshr miss rate for demand accesses
399 system.cpu.dcache.overall_mshr_miss_rate 0.001075 # mshr miss rate for overall accesses
400 system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7134.356831 # average ReadReq mshr miss latency
401 system.cpu.dcache.WriteReq_avg_mshr_miss_latency 9898.000569 # average WriteReq mshr miss latency
402 system.cpu.dcache.demand_avg_mshr_miss_latency 8623.311777 # average overall mshr miss latency
403 system.cpu.dcache.overall_avg_mshr_miss_latency 8623.311777 # average overall mshr miss latency
404 system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
405 system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
406 system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
407 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
408 system.cpu.l2cache.replacements 73601 # number of replacements
409 system.cpu.l2cache.tagsinuse 17971.586292 # Cycle average of tags in use
410 system.cpu.l2cache.total_refs 452847 # Total number of references to valid blocks.
411 system.cpu.l2cache.sampled_refs 89223 # Sample count of references to valid blocks.
412 system.cpu.l2cache.avg_refs 5.075451 # Average number of references to valid blocks.
413 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
414 system.cpu.l2cache.occ_blocks::0 1981.498209 # Average occupied blocks per context
415 system.cpu.l2cache.occ_blocks::1 15990.088083 # Average occupied blocks per context
416 system.cpu.l2cache.occ_percent::0 0.060471 # Average percentage of cache occupancy
417 system.cpu.l2cache.occ_percent::1 0.487979 # Average percentage of cache occupancy
418 system.cpu.l2cache.ReadReq_hits 181345 # number of ReadReq hits
419 system.cpu.l2cache.Writeback_hits 409999 # number of Writeback hits
420 system.cpu.l2cache.ReadExReq_hits 190815 # number of ReadExReq hits
421 system.cpu.l2cache.demand_hits 372160 # number of demand (read+write) hits
422 system.cpu.l2cache.overall_hits 372160 # number of overall hits
423 system.cpu.l2cache.ReadReq_misses 33162 # number of ReadReq misses
424 system.cpu.l2cache.ReadExReq_misses 58707 # number of ReadExReq misses
425 system.cpu.l2cache.demand_misses 91869 # number of demand (read+write) misses
426 system.cpu.l2cache.overall_misses 91869 # number of overall misses
427 system.cpu.l2cache.ReadReq_miss_latency 1129684500 # number of ReadReq miss cycles
428 system.cpu.l2cache.ReadExReq_miss_latency 2008512000 # number of ReadExReq miss cycles
429 system.cpu.l2cache.demand_miss_latency 3138196500 # number of demand (read+write) miss cycles
430 system.cpu.l2cache.overall_miss_latency 3138196500 # number of overall miss cycles
431 system.cpu.l2cache.ReadReq_accesses 214507 # number of ReadReq accesses(hits+misses)
432 system.cpu.l2cache.Writeback_accesses 409999 # number of Writeback accesses(hits+misses)
433 system.cpu.l2cache.ReadExReq_accesses 249522 # number of ReadExReq accesses(hits+misses)
434 system.cpu.l2cache.demand_accesses 464029 # number of demand (read+write) accesses
435 system.cpu.l2cache.overall_accesses 464029 # number of overall (read+write) accesses
436 system.cpu.l2cache.ReadReq_miss_rate 0.154596 # miss rate for ReadReq accesses
437 system.cpu.l2cache.ReadExReq_miss_rate 0.235278 # miss rate for ReadExReq accesses
438 system.cpu.l2cache.demand_miss_rate 0.197981 # miss rate for demand accesses
439 system.cpu.l2cache.overall_miss_rate 0.197981 # miss rate for overall accesses
440 system.cpu.l2cache.ReadReq_avg_miss_latency 34065.632350 # average ReadReq miss latency
441 system.cpu.l2cache.ReadExReq_avg_miss_latency 34212.478921 # average ReadExReq miss latency
442 system.cpu.l2cache.demand_avg_miss_latency 34159.471639 # average overall miss latency
443 system.cpu.l2cache.overall_avg_miss_latency 34159.471639 # average overall miss latency
444 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
445 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
446 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
447 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
448 system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
449 system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
450 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
451 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
452 system.cpu.l2cache.writebacks 58492 # number of writebacks
453 system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
454 system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
455 system.cpu.l2cache.ReadReq_mshr_misses 33162 # number of ReadReq MSHR misses
456 system.cpu.l2cache.ReadExReq_mshr_misses 58707 # number of ReadExReq MSHR misses
457 system.cpu.l2cache.demand_mshr_misses 91869 # number of demand (read+write) MSHR misses
458 system.cpu.l2cache.overall_mshr_misses 91869 # number of overall MSHR misses
459 system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
460 system.cpu.l2cache.ReadReq_mshr_miss_latency 1028173500 # number of ReadReq MSHR miss cycles
461 system.cpu.l2cache.ReadExReq_mshr_miss_latency 1819949000 # number of ReadExReq MSHR miss cycles
462 system.cpu.l2cache.demand_mshr_miss_latency 2848122500 # number of demand (read+write) MSHR miss cycles
463 system.cpu.l2cache.overall_mshr_miss_latency 2848122500 # number of overall MSHR miss cycles
464 system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
465 system.cpu.l2cache.ReadReq_mshr_miss_rate 0.154596 # mshr miss rate for ReadReq accesses
466 system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.235278 # mshr miss rate for ReadExReq accesses
467 system.cpu.l2cache.demand_mshr_miss_rate 0.197981 # mshr miss rate for demand accesses
468 system.cpu.l2cache.overall_mshr_miss_rate 0.197981 # mshr miss rate for overall accesses
469 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31004.568482 # average ReadReq mshr miss latency
470 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31000.545080 # average ReadExReq mshr miss latency
471 system.cpu.l2cache.demand_avg_mshr_miss_latency 31001.997409 # average overall mshr miss latency
472 system.cpu.l2cache.overall_avg_mshr_miss_latency 31001.997409 # average overall mshr miss latency
473 system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
474 system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
475 system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
476 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
478 ---------- End Simulation Statistics ----------
projects / gem5.git / blob