2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.026773 # Number of seconds simulated
4 sim_ticks 26773408500 # Number of ticks simulated
5 final_tick 26773408500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 111467 # Simulator instruction rate (inst/s)
8 host_op_rate 112267 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 32943427 # Simulator tick rate (ticks/s)
10 host_mem_usage 421388 # Number of bytes of host memory used
11 host_seconds 812.71 # Real time elapsed on the host
12 sim_insts 90589798 # Number of instructions simulated
13 sim_ops 91240351 # Number of ops (including micro ops) simulated
14 system.physmem.bytes_read::cpu.inst 44992 # Number of bytes read from this memory
15 system.physmem.bytes_read::cpu.data 947584 # Number of bytes read from this memory
16 system.physmem.bytes_read::total 992576 # Number of bytes read from this memory
17 system.physmem.bytes_inst_read::cpu.inst 44992 # Number of instructions bytes read from this memory
18 system.physmem.bytes_inst_read::total 44992 # Number of instructions bytes read from this memory
19 system.physmem.num_reads::cpu.inst 703 # Number of read requests responded to by this memory
20 system.physmem.num_reads::cpu.data 14806 # Number of read requests responded to by this memory
21 system.physmem.num_reads::total 15509 # Number of read requests responded to by this memory
22 system.physmem.bw_read::cpu.inst 1680473 # Total read bandwidth from this memory (bytes/s)
23 system.physmem.bw_read::cpu.data 35392729 # Total read bandwidth from this memory (bytes/s)
24 system.physmem.bw_read::total 37073203 # Total read bandwidth from this memory (bytes/s)
25 system.physmem.bw_inst_read::cpu.inst 1680473 # Instruction read bandwidth from this memory (bytes/s)
26 system.physmem.bw_inst_read::total 1680473 # Instruction read bandwidth from this memory (bytes/s)
27 system.physmem.bw_total::cpu.inst 1680473 # Total bandwidth to/from this memory (bytes/s)
28 system.physmem.bw_total::cpu.data 35392729 # Total bandwidth to/from this memory (bytes/s)
29 system.physmem.bw_total::total 37073203 # Total bandwidth to/from this memory (bytes/s)
30 system.physmem.readReqs 15509 # Total number of read requests seen
31 system.physmem.writeReqs 0 # Total number of write requests seen
32 system.physmem.cpureqs 15512 # Reqs generatd by CPU via cache - shady
33 system.physmem.bytesRead 992576 # Total number of bytes read from memory
34 system.physmem.bytesWritten 0 # Total number of bytes written to memory
35 system.physmem.bytesConsumedRd 992576 # bytesRead derated as per pkt->getSize()
36 system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
37 system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
38 system.physmem.neitherReadNorWrite 3 # Reqs where no action is needed
39 system.physmem.perBankRdReqs::0 1013 # Track reads on a per bank basis
40 system.physmem.perBankRdReqs::1 999 # Track reads on a per bank basis
41 system.physmem.perBankRdReqs::2 964 # Track reads on a per bank basis
42 system.physmem.perBankRdReqs::3 877 # Track reads on a per bank basis
43 system.physmem.perBankRdReqs::4 902 # Track reads on a per bank basis
44 system.physmem.perBankRdReqs::5 976 # Track reads on a per bank basis
45 system.physmem.perBankRdReqs::6 936 # Track reads on a per bank basis
46 system.physmem.perBankRdReqs::7 991 # Track reads on a per bank basis
47 system.physmem.perBankRdReqs::8 942 # Track reads on a per bank basis
48 system.physmem.perBankRdReqs::9 1011 # Track reads on a per bank basis
49 system.physmem.perBankRdReqs::10 1040 # Track reads on a per bank basis
50 system.physmem.perBankRdReqs::11 930 # Track reads on a per bank basis
51 system.physmem.perBankRdReqs::12 933 # Track reads on a per bank basis
52 system.physmem.perBankRdReqs::13 1021 # Track reads on a per bank basis
53 system.physmem.perBankRdReqs::14 998 # Track reads on a per bank basis
54 system.physmem.perBankRdReqs::15 976 # Track reads on a per bank basis
55 system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis
56 system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis
57 system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis
58 system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis
59 system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis
60 system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis
61 system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis
62 system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis
63 system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis
64 system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis
65 system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis
66 system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis
67 system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis
68 system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis
69 system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis
70 system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis
71 system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
72 system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
73 system.physmem.totGap 26773229500 # Total gap between requests
74 system.physmem.readPktSize::0 0 # Categorize read packet sizes
75 system.physmem.readPktSize::1 0 # Categorize read packet sizes
76 system.physmem.readPktSize::2 0 # Categorize read packet sizes
77 system.physmem.readPktSize::3 0 # Categorize read packet sizes
78 system.physmem.readPktSize::4 0 # Categorize read packet sizes
79 system.physmem.readPktSize::5 0 # Categorize read packet sizes
80 system.physmem.readPktSize::6 15509 # Categorize read packet sizes
81 system.physmem.readPktSize::7 0 # Categorize read packet sizes
82 system.physmem.readPktSize::8 0 # Categorize read packet sizes
83 system.physmem.writePktSize::0 0 # categorize write packet sizes
84 system.physmem.writePktSize::1 0 # categorize write packet sizes
85 system.physmem.writePktSize::2 0 # categorize write packet sizes
86 system.physmem.writePktSize::3 0 # categorize write packet sizes
87 system.physmem.writePktSize::4 0 # categorize write packet sizes
88 system.physmem.writePktSize::5 0 # categorize write packet sizes
89 system.physmem.writePktSize::6 0 # categorize write packet sizes
90 system.physmem.writePktSize::7 0 # categorize write packet sizes
91 system.physmem.writePktSize::8 0 # categorize write packet sizes
92 system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
93 system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
94 system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
95 system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
96 system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
97 system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
98 system.physmem.neitherpktsize::6 3 # categorize neither packet sizes
99 system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
100 system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
101 system.physmem.rdQLenPdf::0 10802 # What read queue length does an incoming req see
102 system.physmem.rdQLenPdf::1 4514 # What read queue length does an incoming req see
103 system.physmem.rdQLenPdf::2 166 # What read queue length does an incoming req see
104 system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see
105 system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see
106 system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see
107 system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
108 system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
109 system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
110 system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
111 system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
112 system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
113 system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
114 system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
115 system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
116 system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
117 system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
118 system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
119 system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
120 system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
121 system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
122 system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
123 system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
124 system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
125 system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
126 system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
127 system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
128 system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
129 system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
130 system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
131 system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
132 system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
133 system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
134 system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
135 system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
136 system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
137 system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
138 system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
139 system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
140 system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
141 system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
142 system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
143 system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
144 system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
145 system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
146 system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
147 system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
148 system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
149 system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
150 system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
151 system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
152 system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
153 system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
154 system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
155 system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
156 system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
157 system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
158 system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
159 system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
160 system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
161 system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
162 system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
163 system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
164 system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
165 system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
166 system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
167 system.physmem.totQLat 45602981 # Total cycles spent in queuing delays
168 system.physmem.totMemAccLat 279992981 # Sum of mem lat for all requests
169 system.physmem.totBusLat 62036000 # Total cycles spent in databus access
170 system.physmem.totBankLat 172354000 # Total cycles spent in bank access
171 system.physmem.avgQLat 2940.42 # Average queueing delay per request
172 system.physmem.avgBankLat 11113.16 # Average bank access latency per request
173 system.physmem.avgBusLat 4000.00 # Average bus latency per request
174 system.physmem.avgMemAccLat 18053.58 # Average memory access latency
175 system.physmem.avgRdBW 37.07 # Average achieved read bandwidth in MB/s
176 system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
177 system.physmem.avgConsumedRdBW 37.07 # Average consumed read bandwidth in MB/s
178 system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
179 system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
180 system.physmem.busUtil 0.23 # Data bus utilization in percentage
181 system.physmem.avgRdQLen 0.01 # Average read queue length over time
182 system.physmem.avgWrQLen 0.00 # Average write queue length over time
183 system.physmem.readRowHits 15086 # Number of row buffer hits during reads
184 system.physmem.writeRowHits 0 # Number of row buffer hits during writes
185 system.physmem.readRowHitRate 97.27 # Row buffer hit rate for reads
186 system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
187 system.physmem.avgGap 1726302.76 # Average gap between requests
188 system.cpu.branchPred.lookups 26672080 # Number of BP lookups
189 system.cpu.branchPred.condPredicted 21992542 # Number of conditional branches predicted
190 system.cpu.branchPred.condIncorrect 842598 # Number of conditional branches incorrect
191 system.cpu.branchPred.BTBLookups 11362388 # Number of BTB lookups
192 system.cpu.branchPred.BTBHits 11268059 # Number of BTB hits
193 system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
194 system.cpu.branchPred.BTBHitPct 99.169814 # BTB Hit Percentage
195 system.cpu.branchPred.usedRAS 70167 # Number of times the RAS was used to get a target.
196 system.cpu.branchPred.RASInCorrect 188 # Number of incorrect RAS predictions.
197 system.cpu.dtb.inst_hits 0 # ITB inst hits
198 system.cpu.dtb.inst_misses 0 # ITB inst misses
199 system.cpu.dtb.read_hits 0 # DTB read hits
200 system.cpu.dtb.read_misses 0 # DTB read misses
201 system.cpu.dtb.write_hits 0 # DTB write hits
202 system.cpu.dtb.write_misses 0 # DTB write misses
203 system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
204 system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
205 system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
206 system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
207 system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
208 system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
209 system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
210 system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
211 system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
212 system.cpu.dtb.read_accesses 0 # DTB read accesses
213 system.cpu.dtb.write_accesses 0 # DTB write accesses
214 system.cpu.dtb.inst_accesses 0 # ITB inst accesses
215 system.cpu.dtb.hits 0 # DTB hits
216 system.cpu.dtb.misses 0 # DTB misses
217 system.cpu.dtb.accesses 0 # DTB accesses
218 system.cpu.itb.inst_hits 0 # ITB inst hits
219 system.cpu.itb.inst_misses 0 # ITB inst misses
220 system.cpu.itb.read_hits 0 # DTB read hits
221 system.cpu.itb.read_misses 0 # DTB read misses
222 system.cpu.itb.write_hits 0 # DTB write hits
223 system.cpu.itb.write_misses 0 # DTB write misses
224 system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
225 system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
226 system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
227 system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
228 system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
229 system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
230 system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
231 system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
232 system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
233 system.cpu.itb.read_accesses 0 # DTB read accesses
234 system.cpu.itb.write_accesses 0 # DTB write accesses
235 system.cpu.itb.inst_accesses 0 # ITB inst accesses
236 system.cpu.itb.hits 0 # DTB hits
237 system.cpu.itb.misses 0 # DTB misses
238 system.cpu.itb.accesses 0 # DTB accesses
239 system.cpu.workload.num_syscalls 442 # Number of system calls
240 system.cpu.numCycles 53546818 # number of cpu cycles simulated
241 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
242 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
243 system.cpu.fetch.icacheStallCycles 14171508 # Number of cycles fetch is stalled on an Icache miss
244 system.cpu.fetch.Insts 127778991 # Number of instructions fetch has processed
245 system.cpu.fetch.Branches 26672080 # Number of branches that fetch encountered
246 system.cpu.fetch.predictedBranches 11338226 # Number of branches that fetch has predicted taken
247 system.cpu.fetch.Cycles 24008993 # Number of cycles fetch has run and was not squashing or blocked
248 system.cpu.fetch.SquashCycles 4747196 # Number of cycles fetch has spent squashing
249 system.cpu.fetch.BlockedCycles 11262084 # Number of cycles fetch has spent blocked
250 system.cpu.fetch.MiscStallCycles 94 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
251 system.cpu.fetch.PendingTrapStallCycles 11 # Number of stall cycles due to pending traps
252 system.cpu.fetch.IcacheWaitRetryStallCycles 9 # Number of stall cycles due to full MSHR
253 system.cpu.fetch.CacheLines 13843627 # Number of cache lines fetched
254 system.cpu.fetch.IcacheSquashes 330314 # Number of outstanding Icache misses that were squashed
255 system.cpu.fetch.rateDist::samples 53334178 # Number of instructions fetched each cycle (Total)
256 system.cpu.fetch.rateDist::mean 2.412341 # Number of instructions fetched each cycle (Total)
257 system.cpu.fetch.rateDist::stdev 3.215312 # Number of instructions fetched each cycle (Total)
258 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
259 system.cpu.fetch.rateDist::0 29363698 55.06% 55.06% # Number of instructions fetched each cycle (Total)
260 system.cpu.fetch.rateDist::1 3375400 6.33% 61.38% # Number of instructions fetched each cycle (Total)
261 system.cpu.fetch.rateDist::2 2026423 3.80% 65.18% # Number of instructions fetched each cycle (Total)
262 system.cpu.fetch.rateDist::3 1553443 2.91% 68.10% # Number of instructions fetched each cycle (Total)
263 system.cpu.fetch.rateDist::4 1668565 3.13% 71.23% # Number of instructions fetched each cycle (Total)
264 system.cpu.fetch.rateDist::5 2920644 5.48% 76.70% # Number of instructions fetched each cycle (Total)
265 system.cpu.fetch.rateDist::6 1511002 2.83% 79.53% # Number of instructions fetched each cycle (Total)
266 system.cpu.fetch.rateDist::7 1091875 2.05% 81.58% # Number of instructions fetched each cycle (Total)
267 system.cpu.fetch.rateDist::8 9823128 18.42% 100.00% # Number of instructions fetched each cycle (Total)
268 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
269 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
270 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
271 system.cpu.fetch.rateDist::total 53334178 # Number of instructions fetched each cycle (Total)
272 system.cpu.fetch.branchRate 0.498108 # Number of branch fetches per cycle
273 system.cpu.fetch.rate 2.386304 # Number of inst fetches per cycle
274 system.cpu.decode.IdleCycles 16944806 # Number of cycles decode is idle
275 system.cpu.decode.BlockedCycles 9096910 # Number of cycles decode is blocked
276 system.cpu.decode.RunCycles 22405465 # Number of cycles decode is running
277 system.cpu.decode.UnblockCycles 1004110 # Number of cycles decode is unblocking
278 system.cpu.decode.SquashCycles 3882887 # Number of cycles decode is squashing
279 system.cpu.decode.BranchResolved 4441553 # Number of times decode resolved a branch
280 system.cpu.decode.BranchMispred 8682 # Number of times decode detected a branch misprediction
281 system.cpu.decode.DecodedInsts 125956281 # Number of instructions handled by decode
282 system.cpu.decode.SquashedInsts 42689 # Number of squashed instructions handled by decode
283 system.cpu.rename.SquashCycles 3882887 # Number of cycles rename is squashing
284 system.cpu.rename.IdleCycles 18731656 # Number of cycles rename is idle
285 system.cpu.rename.BlockCycles 3549082 # Number of cycles rename is blocking
286 system.cpu.rename.serializeStallCycles 155235 # count of cycles rename stalled for serializing inst
287 system.cpu.rename.RunCycles 21520684 # Number of cycles rename is running
288 system.cpu.rename.UnblockCycles 5494634 # Number of cycles rename is unblocking
289 system.cpu.rename.RenamedInsts 123060237 # Number of instructions processed by rename
290 system.cpu.rename.ROBFullEvents 22 # Number of times rename has blocked due to ROB full
291 system.cpu.rename.IQFullEvents 429079 # Number of times rename has blocked due to IQ full
292 system.cpu.rename.LSQFullEvents 4593412 # Number of times rename has blocked due to LSQ full
293 system.cpu.rename.FullRegisterEvents 1240 # Number of times there has been no free registers
294 system.cpu.rename.RenamedOperands 143474506 # Number of destination operands rename has renamed
295 system.cpu.rename.RenameLookups 536032151 # Number of register rename lookups that rename has made
296 system.cpu.rename.int_rename_lookups 536027496 # Number of integer rename lookups
297 system.cpu.rename.fp_rename_lookups 4655 # Number of floating rename lookups
298 system.cpu.rename.CommittedMaps 107414186 # Number of HB maps that are committed
299 system.cpu.rename.UndoneMaps 36060320 # Number of HB maps that are undone due to squashing
300 system.cpu.rename.serializingInsts 4617 # count of serializing insts renamed
301 system.cpu.rename.tempSerializingInsts 4615 # count of temporary serializing insts renamed
302 system.cpu.rename.skidInsts 12531131 # count of insts added to the skid buffer
303 system.cpu.memDep0.insertedLoads 29463379 # Number of loads inserted to the mem dependence unit.
304 system.cpu.memDep0.insertedStores 5514746 # Number of stores inserted to the mem dependence unit.
305 system.cpu.memDep0.conflictingLoads 2152870 # Number of conflicting loads.
306 system.cpu.memDep0.conflictingStores 1249780 # Number of conflicting stores.
307 system.cpu.iq.iqInstsAdded 118072720 # Number of instructions added to the IQ (excludes non-spec)
308 system.cpu.iq.iqNonSpecInstsAdded 8484 # Number of non-speculative instructions added to the IQ
309 system.cpu.iq.iqInstsIssued 105142122 # Number of instructions issued
310 system.cpu.iq.iqSquashedInstsIssued 71988 # Number of squashed instructions issued
311 system.cpu.iq.iqSquashedInstsExamined 26643181 # Number of squashed instructions iterated over during squash; mainly for profiling
312 system.cpu.iq.iqSquashedOperandsExamined 65222929 # Number of squashed operands that are examined and possibly removed from graph
313 system.cpu.iq.iqSquashedNonSpecRemoved 266 # Number of squashed non-spec instructions that were removed
314 system.cpu.iq.issued_per_cycle::samples 53334178 # Number of insts issued each cycle
315 system.cpu.iq.issued_per_cycle::mean 1.971384 # Number of insts issued each cycle
316 system.cpu.iq.issued_per_cycle::stdev 1.909777 # Number of insts issued each cycle
317 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
318 system.cpu.iq.issued_per_cycle::0 15298443 28.68% 28.68% # Number of insts issued each cycle
319 system.cpu.iq.issued_per_cycle::1 11631181 21.81% 50.49% # Number of insts issued each cycle
320 system.cpu.iq.issued_per_cycle::2 8279084 15.52% 66.02% # Number of insts issued each cycle
321 system.cpu.iq.issued_per_cycle::3 6786399 12.72% 78.74% # Number of insts issued each cycle
322 system.cpu.iq.issued_per_cycle::4 4950529 9.28% 88.02% # Number of insts issued each cycle
323 system.cpu.iq.issued_per_cycle::5 2953624 5.54% 93.56% # Number of insts issued each cycle
324 system.cpu.iq.issued_per_cycle::6 2464815 4.62% 98.18% # Number of insts issued each cycle
325 system.cpu.iq.issued_per_cycle::7 526374 0.99% 99.17% # Number of insts issued each cycle
326 system.cpu.iq.issued_per_cycle::8 443729 0.83% 100.00% # Number of insts issued each cycle
327 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
328 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
329 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
330 system.cpu.iq.issued_per_cycle::total 53334178 # Number of insts issued each cycle
331 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
332 system.cpu.iq.fu_full::IntAlu 44991 6.81% 6.81% # attempts to use FU when none available
333 system.cpu.iq.fu_full::IntMult 27 0.00% 6.82% # attempts to use FU when none available
334 system.cpu.iq.fu_full::IntDiv 0 0.00% 6.82% # attempts to use FU when none available
335 system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.82% # attempts to use FU when none available
336 system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.82% # attempts to use FU when none available
337 system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.82% # attempts to use FU when none available
338 system.cpu.iq.fu_full::FloatMult 0 0.00% 6.82% # attempts to use FU when none available
339 system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.82% # attempts to use FU when none available
340 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.82% # attempts to use FU when none available
341 system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.82% # attempts to use FU when none available
342 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.82% # attempts to use FU when none available
343 system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.82% # attempts to use FU when none available
344 system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.82% # attempts to use FU when none available
345 system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.82% # attempts to use FU when none available
346 system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.82% # attempts to use FU when none available
347 system.cpu.iq.fu_full::SimdMult 0 0.00% 6.82% # attempts to use FU when none available
348 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.82% # attempts to use FU when none available
349 system.cpu.iq.fu_full::SimdShift 0 0.00% 6.82% # attempts to use FU when none available
350 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.82% # attempts to use FU when none available
351 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.82% # attempts to use FU when none available
352 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.82% # attempts to use FU when none available
353 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.82% # attempts to use FU when none available
354 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.82% # attempts to use FU when none available
355 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.82% # attempts to use FU when none available
356 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.82% # attempts to use FU when none available
357 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.82% # attempts to use FU when none available
358 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.82% # attempts to use FU when none available
359 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.82% # attempts to use FU when none available
360 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.82% # attempts to use FU when none available
361 system.cpu.iq.fu_full::MemRead 339313 51.37% 58.19% # attempts to use FU when none available
362 system.cpu.iq.fu_full::MemWrite 276174 41.81% 100.00% # attempts to use FU when none available
363 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
364 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
365 system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
366 system.cpu.iq.FU_type_0::IntAlu 74410825 70.77% 70.77% # Type of FU issued
367 system.cpu.iq.FU_type_0::IntMult 10970 0.01% 70.78% # Type of FU issued
368 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.78% # Type of FU issued
369 system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.78% # Type of FU issued
370 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.78% # Type of FU issued
371 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.78% # Type of FU issued
372 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.78% # Type of FU issued
373 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.78% # Type of FU issued
374 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.78% # Type of FU issued
375 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.78% # Type of FU issued
376 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.78% # Type of FU issued
377 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.78% # Type of FU issued
378 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.78% # Type of FU issued
379 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.78% # Type of FU issued
380 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.78% # Type of FU issued
381 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.78% # Type of FU issued
382 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.78% # Type of FU issued
383 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.78% # Type of FU issued
384 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.78% # Type of FU issued
385 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.78% # Type of FU issued
386 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.78% # Type of FU issued
387 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.78% # Type of FU issued
388 system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.78% # Type of FU issued
389 system.cpu.iq.FU_type_0::SimdFloatCvt 146 0.00% 70.78% # Type of FU issued
390 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.78% # Type of FU issued
391 system.cpu.iq.FU_type_0::SimdFloatMisc 182 0.00% 70.78% # Type of FU issued
392 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.78% # Type of FU issued
393 system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.78% # Type of FU issued
394 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.78% # Type of FU issued
395 system.cpu.iq.FU_type_0::MemRead 25604346 24.35% 95.13% # Type of FU issued
396 system.cpu.iq.FU_type_0::MemWrite 5115650 4.87% 100.00% # Type of FU issued
397 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
398 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
399 system.cpu.iq.FU_type_0::total 105142122 # Type of FU issued
400 system.cpu.iq.rate 1.963555 # Inst issue rate
401 system.cpu.iq.fu_busy_cnt 660505 # FU busy when requested
402 system.cpu.iq.fu_busy_rate 0.006282 # FU busy rate (busy events/executed inst)
403 system.cpu.iq.int_inst_queue_reads 264350195 # Number of integer instruction queue reads
404 system.cpu.iq.int_inst_queue_writes 144728935 # Number of integer instruction queue writes
405 system.cpu.iq.int_inst_queue_wakeup_accesses 102671361 # Number of integer instruction queue wakeup accesses
406 system.cpu.iq.fp_inst_queue_reads 720 # Number of floating instruction queue reads
407 system.cpu.iq.fp_inst_queue_writes 1005 # Number of floating instruction queue writes
408 system.cpu.iq.fp_inst_queue_wakeup_accesses 309 # Number of floating instruction queue wakeup accesses
409 system.cpu.iq.int_alu_accesses 105802266 # Number of integer alu accesses
410 system.cpu.iq.fp_alu_accesses 361 # Number of floating point alu accesses
411 system.cpu.iew.lsq.thread0.forwLoads 442877 # Number of loads that had data forwarded from stores
412 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
413 system.cpu.iew.lsq.thread0.squashedLoads 6889413 # Number of loads squashed
414 system.cpu.iew.lsq.thread0.ignoredResponses 6770 # Number of memory responses ignored because the instruction is squashed
415 system.cpu.iew.lsq.thread0.memOrderViolation 6285 # Number of memory ordering violations
416 system.cpu.iew.lsq.thread0.squashedStores 769902 # Number of stores squashed
417 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
418 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
419 system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled
420 system.cpu.iew.lsq.thread0.cacheBlocked 27948 # Number of times an access to memory failed due to the cache being blocked
421 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
422 system.cpu.iew.iewSquashCycles 3882887 # Number of cycles IEW is squashing
423 system.cpu.iew.iewBlockCycles 927098 # Number of cycles IEW is blocking
424 system.cpu.iew.iewUnblockCycles 127053 # Number of cycles IEW is unblocking
425 system.cpu.iew.iewDispatchedInsts 118093920 # Number of instructions dispatched to IQ
426 system.cpu.iew.iewDispSquashedInsts 309711 # Number of squashed instructions skipped by dispatch
427 system.cpu.iew.iewDispLoadInsts 29463379 # Number of dispatched load instructions
428 system.cpu.iew.iewDispStoreInsts 5514746 # Number of dispatched store instructions
429 system.cpu.iew.iewDispNonSpecInsts 4596 # Number of dispatched non-speculative instructions
430 system.cpu.iew.iewIQFullEvents 66094 # Number of times the IQ has become full, causing a stall
431 system.cpu.iew.iewLSQFullEvents 6965 # Number of times the LSQ has become full, causing a stall
432 system.cpu.iew.memOrderViolationEvents 6285 # Number of memory order violations
433 system.cpu.iew.predictedTakenIncorrect 446526 # Number of branches that were predicted taken incorrectly
434 system.cpu.iew.predictedNotTakenIncorrect 446132 # Number of branches that were predicted not taken incorrectly
435 system.cpu.iew.branchMispredicts 892658 # Number of branch mispredicts detected at execute
436 system.cpu.iew.iewExecutedInsts 104164248 # Number of executed instructions
437 system.cpu.iew.iewExecLoadInsts 25284832 # Number of load instructions executed
438 system.cpu.iew.iewExecSquashedInsts 977874 # Number of squashed instructions skipped in execute
439 system.cpu.iew.exec_swp 0 # number of swp insts executed
440 system.cpu.iew.exec_nop 12716 # number of nop insts executed
441 system.cpu.iew.exec_refs 30343472 # number of memory reference insts executed
442 system.cpu.iew.exec_branches 21324084 # Number of branches executed
443 system.cpu.iew.exec_stores 5058640 # Number of stores executed
444 system.cpu.iew.exec_rate 1.945293 # Inst execution rate
445 system.cpu.iew.wb_sent 102950061 # cumulative count of insts sent to commit
446 system.cpu.iew.wb_count 102671670 # cumulative count of insts written-back
447 system.cpu.iew.wb_producers 62244850 # num instructions producing a value
448 system.cpu.iew.wb_consumers 104302213 # num instructions consuming a value
449 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
450 system.cpu.iew.wb_rate 1.917419 # insts written-back per cycle
451 system.cpu.iew.wb_fanout 0.596774 # average fanout of values written-back
452 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
453 system.cpu.commit.commitSquashedInsts 26843909 # The number of squashed insts skipped by commit
454 system.cpu.commit.commitNonSpecStalls 8218 # The number of times commit has been forced to stall to communicate backwards
455 system.cpu.commit.branchMispredicts 834006 # The number of times a branch was mispredicted
456 system.cpu.commit.committed_per_cycle::samples 49451291 # Number of insts commited each cycle
457 system.cpu.commit.committed_per_cycle::mean 1.845310 # Number of insts commited each cycle
458 system.cpu.commit.committed_per_cycle::stdev 2.541193 # Number of insts commited each cycle
459 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
460 system.cpu.commit.committed_per_cycle::0 19963736 40.37% 40.37% # Number of insts commited each cycle
461 system.cpu.commit.committed_per_cycle::1 13137085 26.57% 66.94% # Number of insts commited each cycle
462 system.cpu.commit.committed_per_cycle::2 4166734 8.43% 75.36% # Number of insts commited each cycle
463 system.cpu.commit.committed_per_cycle::3 3433201 6.94% 82.30% # Number of insts commited each cycle
464 system.cpu.commit.committed_per_cycle::4 1540600 3.12% 85.42% # Number of insts commited each cycle
465 system.cpu.commit.committed_per_cycle::5 738938 1.49% 86.91% # Number of insts commited each cycle
466 system.cpu.commit.committed_per_cycle::6 946959 1.91% 88.83% # Number of insts commited each cycle
467 system.cpu.commit.committed_per_cycle::7 248344 0.50% 89.33% # Number of insts commited each cycle
468 system.cpu.commit.committed_per_cycle::8 5275694 10.67% 100.00% # Number of insts commited each cycle
469 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
470 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
471 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
472 system.cpu.commit.committed_per_cycle::total 49451291 # Number of insts commited each cycle
473 system.cpu.commit.committedInsts 90602407 # Number of instructions committed
474 system.cpu.commit.committedOps 91252960 # Number of ops (including micro ops) committed
475 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
476 system.cpu.commit.refs 27318810 # Number of memory references committed
477 system.cpu.commit.loads 22573966 # Number of loads committed
478 system.cpu.commit.membars 3888 # Number of memory barriers committed
479 system.cpu.commit.branches 18732304 # Number of branches committed
480 system.cpu.commit.fp_insts 48 # Number of committed floating point instructions.
481 system.cpu.commit.int_insts 72525674 # Number of committed integer instructions.
482 system.cpu.commit.function_calls 56148 # Number of function calls committed.
483 system.cpu.commit.bw_lim_events 5275694 # number cycles where commit BW limit reached
484 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
485 system.cpu.rob.rob_reads 162266732 # The number of ROB reads
486 system.cpu.rob.rob_writes 240096387 # The number of ROB writes
487 system.cpu.timesIdled 43666 # Number of times that the entire CPU went into an idle state and unscheduled itself
488 system.cpu.idleCycles 212640 # Total number of cycles that the CPU has spent unscheduled due to idling
489 system.cpu.committedInsts 90589798 # Number of Instructions Simulated
490 system.cpu.committedOps 91240351 # Number of Ops (including micro ops) Simulated
491 system.cpu.committedInsts_total 90589798 # Number of Instructions Simulated
492 system.cpu.cpi 0.591091 # CPI: Cycles Per Instruction
493 system.cpu.cpi_total 0.591091 # CPI: Total CPI of All Threads
494 system.cpu.ipc 1.691787 # IPC: Instructions Per Cycle
495 system.cpu.ipc_total 1.691787 # IPC: Total IPC of All Threads
496 system.cpu.int_regfile_reads 495496065 # number of integer regfile reads
497 system.cpu.int_regfile_writes 120529637 # number of integer regfile writes
498 system.cpu.fp_regfile_reads 153 # number of floating regfile reads
499 system.cpu.fp_regfile_writes 387 # number of floating regfile writes
500 system.cpu.misc_regfile_reads 29090556 # number of misc regfile reads
501 system.cpu.misc_regfile_writes 7784 # number of misc regfile writes
502 system.cpu.icache.replacements 5 # number of replacements
503 system.cpu.icache.tagsinuse 628.046446 # Cycle average of tags in use
504 system.cpu.icache.total_refs 13842647 # Total number of references to valid blocks.
505 system.cpu.icache.sampled_refs 730 # Sample count of references to valid blocks.
506 system.cpu.icache.avg_refs 18962.530137 # Average number of references to valid blocks.
507 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
508 system.cpu.icache.occ_blocks::cpu.inst 628.046446 # Average occupied blocks per requestor
509 system.cpu.icache.occ_percent::cpu.inst 0.306663 # Average percentage of cache occupancy
510 system.cpu.icache.occ_percent::total 0.306663 # Average percentage of cache occupancy
511 system.cpu.icache.ReadReq_hits::cpu.inst 13842647 # number of ReadReq hits
512 system.cpu.icache.ReadReq_hits::total 13842647 # number of ReadReq hits
513 system.cpu.icache.demand_hits::cpu.inst 13842647 # number of demand (read+write) hits
514 system.cpu.icache.demand_hits::total 13842647 # number of demand (read+write) hits
515 system.cpu.icache.overall_hits::cpu.inst 13842647 # number of overall hits
516 system.cpu.icache.overall_hits::total 13842647 # number of overall hits
517 system.cpu.icache.ReadReq_misses::cpu.inst 979 # number of ReadReq misses
518 system.cpu.icache.ReadReq_misses::total 979 # number of ReadReq misses
519 system.cpu.icache.demand_misses::cpu.inst 979 # number of demand (read+write) misses
520 system.cpu.icache.demand_misses::total 979 # number of demand (read+write) misses
521 system.cpu.icache.overall_misses::cpu.inst 979 # number of overall misses
522 system.cpu.icache.overall_misses::total 979 # number of overall misses
523 system.cpu.icache.ReadReq_miss_latency::cpu.inst 47680999 # number of ReadReq miss cycles
524 system.cpu.icache.ReadReq_miss_latency::total 47680999 # number of ReadReq miss cycles
525 system.cpu.icache.demand_miss_latency::cpu.inst 47680999 # number of demand (read+write) miss cycles
526 system.cpu.icache.demand_miss_latency::total 47680999 # number of demand (read+write) miss cycles
527 system.cpu.icache.overall_miss_latency::cpu.inst 47680999 # number of overall miss cycles
528 system.cpu.icache.overall_miss_latency::total 47680999 # number of overall miss cycles
529 system.cpu.icache.ReadReq_accesses::cpu.inst 13843626 # number of ReadReq accesses(hits+misses)
530 system.cpu.icache.ReadReq_accesses::total 13843626 # number of ReadReq accesses(hits+misses)
531 system.cpu.icache.demand_accesses::cpu.inst 13843626 # number of demand (read+write) accesses
532 system.cpu.icache.demand_accesses::total 13843626 # number of demand (read+write) accesses
533 system.cpu.icache.overall_accesses::cpu.inst 13843626 # number of overall (read+write) accesses
534 system.cpu.icache.overall_accesses::total 13843626 # number of overall (read+write) accesses
535 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000071 # miss rate for ReadReq accesses
536 system.cpu.icache.ReadReq_miss_rate::total 0.000071 # miss rate for ReadReq accesses
537 system.cpu.icache.demand_miss_rate::cpu.inst 0.000071 # miss rate for demand accesses
538 system.cpu.icache.demand_miss_rate::total 0.000071 # miss rate for demand accesses
539 system.cpu.icache.overall_miss_rate::cpu.inst 0.000071 # miss rate for overall accesses
540 system.cpu.icache.overall_miss_rate::total 0.000071 # miss rate for overall accesses
541 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48703.778345 # average ReadReq miss latency
542 system.cpu.icache.ReadReq_avg_miss_latency::total 48703.778345 # average ReadReq miss latency
543 system.cpu.icache.demand_avg_miss_latency::cpu.inst 48703.778345 # average overall miss latency
544 system.cpu.icache.demand_avg_miss_latency::total 48703.778345 # average overall miss latency
545 system.cpu.icache.overall_avg_miss_latency::cpu.inst 48703.778345 # average overall miss latency
546 system.cpu.icache.overall_avg_miss_latency::total 48703.778345 # average overall miss latency
547 system.cpu.icache.blocked_cycles::no_mshrs 1057 # number of cycles access was blocked
548 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
549 system.cpu.icache.blocked::no_mshrs 8 # number of cycles access was blocked
550 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
551 system.cpu.icache.avg_blocked_cycles::no_mshrs 132.125000 # average number of cycles each access was blocked
552 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
553 system.cpu.icache.fast_writes 0 # number of fast writes performed
554 system.cpu.icache.cache_copies 0 # number of cache copies performed
555 system.cpu.icache.ReadReq_mshr_hits::cpu.inst 243 # number of ReadReq MSHR hits
556 system.cpu.icache.ReadReq_mshr_hits::total 243 # number of ReadReq MSHR hits
557 system.cpu.icache.demand_mshr_hits::cpu.inst 243 # number of demand (read+write) MSHR hits
558 system.cpu.icache.demand_mshr_hits::total 243 # number of demand (read+write) MSHR hits
559 system.cpu.icache.overall_mshr_hits::cpu.inst 243 # number of overall MSHR hits
560 system.cpu.icache.overall_mshr_hits::total 243 # number of overall MSHR hits
561 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 736 # number of ReadReq MSHR misses
562 system.cpu.icache.ReadReq_mshr_misses::total 736 # number of ReadReq MSHR misses
563 system.cpu.icache.demand_mshr_misses::cpu.inst 736 # number of demand (read+write) MSHR misses
564 system.cpu.icache.demand_mshr_misses::total 736 # number of demand (read+write) MSHR misses
565 system.cpu.icache.overall_mshr_misses::cpu.inst 736 # number of overall MSHR misses
566 system.cpu.icache.overall_mshr_misses::total 736 # number of overall MSHR misses
567 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36881499 # number of ReadReq MSHR miss cycles
568 system.cpu.icache.ReadReq_mshr_miss_latency::total 36881499 # number of ReadReq MSHR miss cycles
569 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36881499 # number of demand (read+write) MSHR miss cycles
570 system.cpu.icache.demand_mshr_miss_latency::total 36881499 # number of demand (read+write) MSHR miss cycles
571 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36881499 # number of overall MSHR miss cycles
572 system.cpu.icache.overall_mshr_miss_latency::total 36881499 # number of overall MSHR miss cycles
573 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for ReadReq accesses
574 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000053 # mshr miss rate for ReadReq accesses
575 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for demand accesses
576 system.cpu.icache.demand_mshr_miss_rate::total 0.000053 # mshr miss rate for demand accesses
577 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for overall accesses
578 system.cpu.icache.overall_mshr_miss_rate::total 0.000053 # mshr miss rate for overall accesses
579 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50110.732337 # average ReadReq mshr miss latency
580 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50110.732337 # average ReadReq mshr miss latency
581 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50110.732337 # average overall mshr miss latency
582 system.cpu.icache.demand_avg_mshr_miss_latency::total 50110.732337 # average overall mshr miss latency
583 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50110.732337 # average overall mshr miss latency
584 system.cpu.icache.overall_avg_mshr_miss_latency::total 50110.732337 # average overall mshr miss latency
585 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
586 system.cpu.l2cache.replacements 0 # number of replacements
587 system.cpu.l2cache.tagsinuse 10753.787998 # Cycle average of tags in use
588 system.cpu.l2cache.total_refs 1831539 # Total number of references to valid blocks.
589 system.cpu.l2cache.sampled_refs 15492 # Sample count of references to valid blocks.
590 system.cpu.l2cache.avg_refs 118.224826 # Average number of references to valid blocks.
591 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
592 system.cpu.l2cache.occ_blocks::writebacks 9912.286779 # Average occupied blocks per requestor
593 system.cpu.l2cache.occ_blocks::cpu.inst 615.112127 # Average occupied blocks per requestor
594 system.cpu.l2cache.occ_blocks::cpu.data 226.389092 # Average occupied blocks per requestor
595 system.cpu.l2cache.occ_percent::writebacks 0.302499 # Average percentage of cache occupancy
596 system.cpu.l2cache.occ_percent::cpu.inst 0.018772 # Average percentage of cache occupancy
597 system.cpu.l2cache.occ_percent::cpu.data 0.006909 # Average percentage of cache occupancy
598 system.cpu.l2cache.occ_percent::total 0.328180 # Average percentage of cache occupancy
599 system.cpu.l2cache.ReadReq_hits::cpu.inst 26 # number of ReadReq hits
600 system.cpu.l2cache.ReadReq_hits::cpu.data 903771 # number of ReadReq hits
601 system.cpu.l2cache.ReadReq_hits::total 903797 # number of ReadReq hits
602 system.cpu.l2cache.Writeback_hits::writebacks 942884 # number of Writeback hits
603 system.cpu.l2cache.Writeback_hits::total 942884 # number of Writeback hits
604 system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits
605 system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits
606 system.cpu.l2cache.ReadExReq_hits::cpu.data 28990 # number of ReadExReq hits
607 system.cpu.l2cache.ReadExReq_hits::total 28990 # number of ReadExReq hits
608 system.cpu.l2cache.demand_hits::cpu.inst 26 # number of demand (read+write) hits
609 system.cpu.l2cache.demand_hits::cpu.data 932761 # number of demand (read+write) hits
610 system.cpu.l2cache.demand_hits::total 932787 # number of demand (read+write) hits
611 system.cpu.l2cache.overall_hits::cpu.inst 26 # number of overall hits
612 system.cpu.l2cache.overall_hits::cpu.data 932761 # number of overall hits
613 system.cpu.l2cache.overall_hits::total 932787 # number of overall hits
614 system.cpu.l2cache.ReadReq_misses::cpu.inst 704 # number of ReadReq misses
615 system.cpu.l2cache.ReadReq_misses::cpu.data 277 # number of ReadReq misses
616 system.cpu.l2cache.ReadReq_misses::total 981 # number of ReadReq misses
617 system.cpu.l2cache.UpgradeReq_misses::cpu.data 3 # number of UpgradeReq misses
618 system.cpu.l2cache.UpgradeReq_misses::total 3 # number of UpgradeReq misses
619 system.cpu.l2cache.ReadExReq_misses::cpu.data 14539 # number of ReadExReq misses
620 system.cpu.l2cache.ReadExReq_misses::total 14539 # number of ReadExReq misses
621 system.cpu.l2cache.demand_misses::cpu.inst 704 # number of demand (read+write) misses
622 system.cpu.l2cache.demand_misses::cpu.data 14816 # number of demand (read+write) misses
623 system.cpu.l2cache.demand_misses::total 15520 # number of demand (read+write) misses
624 system.cpu.l2cache.overall_misses::cpu.inst 704 # number of overall misses
625 system.cpu.l2cache.overall_misses::cpu.data 14816 # number of overall misses
626 system.cpu.l2cache.overall_misses::total 15520 # number of overall misses
627 system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 35867500 # number of ReadReq miss cycles
628 system.cpu.l2cache.ReadReq_miss_latency::cpu.data 14359000 # number of ReadReq miss cycles
629 system.cpu.l2cache.ReadReq_miss_latency::total 50226500 # number of ReadReq miss cycles
630 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 603417500 # number of ReadExReq miss cycles
631 system.cpu.l2cache.ReadExReq_miss_latency::total 603417500 # number of ReadExReq miss cycles
632 system.cpu.l2cache.demand_miss_latency::cpu.inst 35867500 # number of demand (read+write) miss cycles
633 system.cpu.l2cache.demand_miss_latency::cpu.data 617776500 # number of demand (read+write) miss cycles
634 system.cpu.l2cache.demand_miss_latency::total 653644000 # number of demand (read+write) miss cycles
635 system.cpu.l2cache.overall_miss_latency::cpu.inst 35867500 # number of overall miss cycles
636 system.cpu.l2cache.overall_miss_latency::cpu.data 617776500 # number of overall miss cycles
637 system.cpu.l2cache.overall_miss_latency::total 653644000 # number of overall miss cycles
638 system.cpu.l2cache.ReadReq_accesses::cpu.inst 730 # number of ReadReq accesses(hits+misses)
639 system.cpu.l2cache.ReadReq_accesses::cpu.data 904048 # number of ReadReq accesses(hits+misses)
640 system.cpu.l2cache.ReadReq_accesses::total 904778 # number of ReadReq accesses(hits+misses)
641 system.cpu.l2cache.Writeback_accesses::writebacks 942884 # number of Writeback accesses(hits+misses)
642 system.cpu.l2cache.Writeback_accesses::total 942884 # number of Writeback accesses(hits+misses)
643 system.cpu.l2cache.UpgradeReq_accesses::cpu.data 6 # number of UpgradeReq accesses(hits+misses)
644 system.cpu.l2cache.UpgradeReq_accesses::total 6 # number of UpgradeReq accesses(hits+misses)
645 system.cpu.l2cache.ReadExReq_accesses::cpu.data 43529 # number of ReadExReq accesses(hits+misses)
646 system.cpu.l2cache.ReadExReq_accesses::total 43529 # number of ReadExReq accesses(hits+misses)
647 system.cpu.l2cache.demand_accesses::cpu.inst 730 # number of demand (read+write) accesses
648 system.cpu.l2cache.demand_accesses::cpu.data 947577 # number of demand (read+write) accesses
649 system.cpu.l2cache.demand_accesses::total 948307 # number of demand (read+write) accesses
650 system.cpu.l2cache.overall_accesses::cpu.inst 730 # number of overall (read+write) accesses
651 system.cpu.l2cache.overall_accesses::cpu.data 947577 # number of overall (read+write) accesses
652 system.cpu.l2cache.overall_accesses::total 948307 # number of overall (read+write) accesses
653 system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.964384 # miss rate for ReadReq accesses
654 system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000306 # miss rate for ReadReq accesses
655 system.cpu.l2cache.ReadReq_miss_rate::total 0.001084 # miss rate for ReadReq accesses
656 system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for UpgradeReq accesses
657 system.cpu.l2cache.UpgradeReq_miss_rate::total 0.500000 # miss rate for UpgradeReq accesses
658 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.334007 # miss rate for ReadExReq accesses
659 system.cpu.l2cache.ReadExReq_miss_rate::total 0.334007 # miss rate for ReadExReq accesses
660 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.964384 # miss rate for demand accesses
661 system.cpu.l2cache.demand_miss_rate::cpu.data 0.015636 # miss rate for demand accesses
662 system.cpu.l2cache.demand_miss_rate::total 0.016366 # miss rate for demand accesses
663 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.964384 # miss rate for overall accesses
664 system.cpu.l2cache.overall_miss_rate::cpu.data 0.015636 # miss rate for overall accesses
665 system.cpu.l2cache.overall_miss_rate::total 0.016366 # miss rate for overall accesses
666 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50948.153409 # average ReadReq miss latency
667 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 51837.545126 # average ReadReq miss latency
668 system.cpu.l2cache.ReadReq_avg_miss_latency::total 51199.286442 # average ReadReq miss latency
669 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 41503.370246 # average ReadExReq miss latency
670 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 41503.370246 # average ReadExReq miss latency
671 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50948.153409 # average overall miss latency
672 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 41696.578024 # average overall miss latency
673 system.cpu.l2cache.demand_avg_miss_latency::total 42116.237113 # average overall miss latency
674 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50948.153409 # average overall miss latency
675 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 41696.578024 # average overall miss latency
676 system.cpu.l2cache.overall_avg_miss_latency::total 42116.237113 # average overall miss latency
677 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
678 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
679 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
680 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
681 system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
682 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
683 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
684 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
685 system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
686 system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 10 # number of ReadReq MSHR hits
687 system.cpu.l2cache.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits
688 system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
689 system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits
690 system.cpu.l2cache.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits
691 system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
692 system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits
693 system.cpu.l2cache.overall_mshr_hits::total 11 # number of overall MSHR hits
694 system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 703 # number of ReadReq MSHR misses
695 system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 267 # number of ReadReq MSHR misses
696 system.cpu.l2cache.ReadReq_mshr_misses::total 970 # number of ReadReq MSHR misses
697 system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3 # number of UpgradeReq MSHR misses
698 system.cpu.l2cache.UpgradeReq_mshr_misses::total 3 # number of UpgradeReq MSHR misses
699 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14539 # number of ReadExReq MSHR misses
700 system.cpu.l2cache.ReadExReq_mshr_misses::total 14539 # number of ReadExReq MSHR misses
701 system.cpu.l2cache.demand_mshr_misses::cpu.inst 703 # number of demand (read+write) MSHR misses
702 system.cpu.l2cache.demand_mshr_misses::cpu.data 14806 # number of demand (read+write) MSHR misses
703 system.cpu.l2cache.demand_mshr_misses::total 15509 # number of demand (read+write) MSHR misses
704 system.cpu.l2cache.overall_mshr_misses::cpu.inst 703 # number of overall MSHR misses
705 system.cpu.l2cache.overall_mshr_misses::cpu.data 14806 # number of overall MSHR misses
706 system.cpu.l2cache.overall_mshr_misses::total 15509 # number of overall MSHR misses
707 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 26990085 # number of ReadReq MSHR miss cycles
708 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10560900 # number of ReadReq MSHR miss cycles
709 system.cpu.l2cache.ReadReq_mshr_miss_latency::total 37550985 # number of ReadReq MSHR miss cycles
710 system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 30003 # number of UpgradeReq MSHR miss cycles
711 system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 30003 # number of UpgradeReq MSHR miss cycles
712 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 421398919 # number of ReadExReq MSHR miss cycles
713 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 421398919 # number of ReadExReq MSHR miss cycles
714 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 26990085 # number of demand (read+write) MSHR miss cycles
715 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 431959819 # number of demand (read+write) MSHR miss cycles
716 system.cpu.l2cache.demand_mshr_miss_latency::total 458949904 # number of demand (read+write) MSHR miss cycles
717 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 26990085 # number of overall MSHR miss cycles
718 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 431959819 # number of overall MSHR miss cycles
719 system.cpu.l2cache.overall_mshr_miss_latency::total 458949904 # number of overall MSHR miss cycles
720 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.963014 # mshr miss rate for ReadReq accesses
721 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000295 # mshr miss rate for ReadReq accesses
722 system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001072 # mshr miss rate for ReadReq accesses
723 system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for UpgradeReq accesses
724 system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for UpgradeReq accesses
725 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.334007 # mshr miss rate for ReadExReq accesses
726 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.334007 # mshr miss rate for ReadExReq accesses
727 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.963014 # mshr miss rate for demand accesses
728 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015625 # mshr miss rate for demand accesses
729 system.cpu.l2cache.demand_mshr_miss_rate::total 0.016354 # mshr miss rate for demand accesses
730 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.963014 # mshr miss rate for overall accesses
731 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015625 # mshr miss rate for overall accesses
732 system.cpu.l2cache.overall_mshr_miss_rate::total 0.016354 # mshr miss rate for overall accesses
733 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38392.724040 # average ReadReq mshr miss latency
734 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 39553.932584 # average ReadReq mshr miss latency
735 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38712.355670 # average ReadReq mshr miss latency
736 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency
737 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency
738 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 28984.037348 # average ReadExReq mshr miss latency
739 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 28984.037348 # average ReadExReq mshr miss latency
740 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38392.724040 # average overall mshr miss latency
741 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 29174.646697 # average overall mshr miss latency
742 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 29592.488491 # average overall mshr miss latency
743 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38392.724040 # average overall mshr miss latency
744 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 29174.646697 # average overall mshr miss latency
745 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 29592.488491 # average overall mshr miss latency
746 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
747 system.cpu.dcache.replacements 943481 # number of replacements
748 system.cpu.dcache.tagsinuse 3674.468837 # Cycle average of tags in use
749 system.cpu.dcache.total_refs 28144290 # Total number of references to valid blocks.
750 system.cpu.dcache.sampled_refs 947577 # Sample count of references to valid blocks.
751 system.cpu.dcache.avg_refs 29.701322 # Average number of references to valid blocks.
752 system.cpu.dcache.warmup_cycle 7935444000 # Cycle when the warmup percentage was hit.
753 system.cpu.dcache.occ_blocks::cpu.data 3674.468837 # Average occupied blocks per requestor
754 system.cpu.dcache.occ_percent::cpu.data 0.897087 # Average percentage of cache occupancy
755 system.cpu.dcache.occ_percent::total 0.897087 # Average percentage of cache occupancy
756 system.cpu.dcache.ReadReq_hits::cpu.data 23599200 # number of ReadReq hits
757 system.cpu.dcache.ReadReq_hits::total 23599200 # number of ReadReq hits
758 system.cpu.dcache.WriteReq_hits::cpu.data 4537276 # number of WriteReq hits
759 system.cpu.dcache.WriteReq_hits::total 4537276 # number of WriteReq hits
760 system.cpu.dcache.LoadLockedReq_hits::cpu.data 3911 # number of LoadLockedReq hits
761 system.cpu.dcache.LoadLockedReq_hits::total 3911 # number of LoadLockedReq hits
762 system.cpu.dcache.StoreCondReq_hits::cpu.data 3887 # number of StoreCondReq hits
763 system.cpu.dcache.StoreCondReq_hits::total 3887 # number of StoreCondReq hits
764 system.cpu.dcache.demand_hits::cpu.data 28136476 # number of demand (read+write) hits
765 system.cpu.dcache.demand_hits::total 28136476 # number of demand (read+write) hits
766 system.cpu.dcache.overall_hits::cpu.data 28136476 # number of overall hits
767 system.cpu.dcache.overall_hits::total 28136476 # number of overall hits
768 system.cpu.dcache.ReadReq_misses::cpu.data 1173036 # number of ReadReq misses
769 system.cpu.dcache.ReadReq_misses::total 1173036 # number of ReadReq misses
770 system.cpu.dcache.WriteReq_misses::cpu.data 197705 # number of WriteReq misses
771 system.cpu.dcache.WriteReq_misses::total 197705 # number of WriteReq misses
772 system.cpu.dcache.LoadLockedReq_misses::cpu.data 7 # number of LoadLockedReq misses
773 system.cpu.dcache.LoadLockedReq_misses::total 7 # number of LoadLockedReq misses
774 system.cpu.dcache.demand_misses::cpu.data 1370741 # number of demand (read+write) misses
775 system.cpu.dcache.demand_misses::total 1370741 # number of demand (read+write) misses
776 system.cpu.dcache.overall_misses::cpu.data 1370741 # number of overall misses
777 system.cpu.dcache.overall_misses::total 1370741 # number of overall misses
778 system.cpu.dcache.ReadReq_miss_latency::cpu.data 13886322000 # number of ReadReq miss cycles
779 system.cpu.dcache.ReadReq_miss_latency::total 13886322000 # number of ReadReq miss cycles
780 system.cpu.dcache.WriteReq_miss_latency::cpu.data 5375913921 # number of WriteReq miss cycles
781 system.cpu.dcache.WriteReq_miss_latency::total 5375913921 # number of WriteReq miss cycles
782 system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 204500 # number of LoadLockedReq miss cycles
783 system.cpu.dcache.LoadLockedReq_miss_latency::total 204500 # number of LoadLockedReq miss cycles
784 system.cpu.dcache.demand_miss_latency::cpu.data 19262235921 # number of demand (read+write) miss cycles
785 system.cpu.dcache.demand_miss_latency::total 19262235921 # number of demand (read+write) miss cycles
786 system.cpu.dcache.overall_miss_latency::cpu.data 19262235921 # number of overall miss cycles
787 system.cpu.dcache.overall_miss_latency::total 19262235921 # number of overall miss cycles
788 system.cpu.dcache.ReadReq_accesses::cpu.data 24772236 # number of ReadReq accesses(hits+misses)
789 system.cpu.dcache.ReadReq_accesses::total 24772236 # number of ReadReq accesses(hits+misses)
790 system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses)
791 system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses)
792 system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3918 # number of LoadLockedReq accesses(hits+misses)
793 system.cpu.dcache.LoadLockedReq_accesses::total 3918 # number of LoadLockedReq accesses(hits+misses)
794 system.cpu.dcache.StoreCondReq_accesses::cpu.data 3887 # number of StoreCondReq accesses(hits+misses)
795 system.cpu.dcache.StoreCondReq_accesses::total 3887 # number of StoreCondReq accesses(hits+misses)
796 system.cpu.dcache.demand_accesses::cpu.data 29507217 # number of demand (read+write) accesses
797 system.cpu.dcache.demand_accesses::total 29507217 # number of demand (read+write) accesses
798 system.cpu.dcache.overall_accesses::cpu.data 29507217 # number of overall (read+write) accesses
799 system.cpu.dcache.overall_accesses::total 29507217 # number of overall (read+write) accesses
800 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.047353 # miss rate for ReadReq accesses
801 system.cpu.dcache.ReadReq_miss_rate::total 0.047353 # miss rate for ReadReq accesses
802 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.041754 # miss rate for WriteReq accesses
803 system.cpu.dcache.WriteReq_miss_rate::total 0.041754 # miss rate for WriteReq accesses
804 system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001787 # miss rate for LoadLockedReq accesses
805 system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001787 # miss rate for LoadLockedReq accesses
806 system.cpu.dcache.demand_miss_rate::cpu.data 0.046454 # miss rate for demand accesses
807 system.cpu.dcache.demand_miss_rate::total 0.046454 # miss rate for demand accesses
808 system.cpu.dcache.overall_miss_rate::cpu.data 0.046454 # miss rate for overall accesses
809 system.cpu.dcache.overall_miss_rate::total 0.046454 # miss rate for overall accesses
810 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11837.933363 # average ReadReq miss latency
811 system.cpu.dcache.ReadReq_avg_miss_latency::total 11837.933363 # average ReadReq miss latency
812 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27191.593136 # average WriteReq miss latency
813 system.cpu.dcache.WriteReq_avg_miss_latency::total 27191.593136 # average WriteReq miss latency
814 system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 29214.285714 # average LoadLockedReq miss latency
815 system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29214.285714 # average LoadLockedReq miss latency
816 system.cpu.dcache.demand_avg_miss_latency::cpu.data 14052.425601 # average overall miss latency
817 system.cpu.dcache.demand_avg_miss_latency::total 14052.425601 # average overall miss latency
818 system.cpu.dcache.overall_avg_miss_latency::cpu.data 14052.425601 # average overall miss latency
819 system.cpu.dcache.overall_avg_miss_latency::total 14052.425601 # average overall miss latency
820 system.cpu.dcache.blocked_cycles::no_mshrs 132657 # number of cycles access was blocked
821 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
822 system.cpu.dcache.blocked::no_mshrs 23814 # number of cycles access was blocked
823 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
824 system.cpu.dcache.avg_blocked_cycles::no_mshrs 5.570547 # average number of cycles each access was blocked
825 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
826 system.cpu.dcache.fast_writes 0 # number of fast writes performed
827 system.cpu.dcache.cache_copies 0 # number of cache copies performed
828 system.cpu.dcache.writebacks::writebacks 942884 # number of writebacks
829 system.cpu.dcache.writebacks::total 942884 # number of writebacks
830 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 268972 # number of ReadReq MSHR hits
831 system.cpu.dcache.ReadReq_mshr_hits::total 268972 # number of ReadReq MSHR hits
832 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 154186 # number of WriteReq MSHR hits
833 system.cpu.dcache.WriteReq_mshr_hits::total 154186 # number of WriteReq MSHR hits
834 system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 7 # number of LoadLockedReq MSHR hits
835 system.cpu.dcache.LoadLockedReq_mshr_hits::total 7 # number of LoadLockedReq MSHR hits
836 system.cpu.dcache.demand_mshr_hits::cpu.data 423158 # number of demand (read+write) MSHR hits
837 system.cpu.dcache.demand_mshr_hits::total 423158 # number of demand (read+write) MSHR hits
838 system.cpu.dcache.overall_mshr_hits::cpu.data 423158 # number of overall MSHR hits
839 system.cpu.dcache.overall_mshr_hits::total 423158 # number of overall MSHR hits
840 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 904064 # number of ReadReq MSHR misses
841 system.cpu.dcache.ReadReq_mshr_misses::total 904064 # number of ReadReq MSHR misses
842 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 43519 # number of WriteReq MSHR misses
843 system.cpu.dcache.WriteReq_mshr_misses::total 43519 # number of WriteReq MSHR misses
844 system.cpu.dcache.demand_mshr_misses::cpu.data 947583 # number of demand (read+write) MSHR misses
845 system.cpu.dcache.demand_mshr_misses::total 947583 # number of demand (read+write) MSHR misses
846 system.cpu.dcache.overall_mshr_misses::cpu.data 947583 # number of overall MSHR misses
847 system.cpu.dcache.overall_mshr_misses::total 947583 # number of overall MSHR misses
848 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 9987518000 # number of ReadReq MSHR miss cycles
849 system.cpu.dcache.ReadReq_mshr_miss_latency::total 9987518000 # number of ReadReq MSHR miss cycles
850 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 958248463 # number of WriteReq MSHR miss cycles
851 system.cpu.dcache.WriteReq_mshr_miss_latency::total 958248463 # number of WriteReq MSHR miss cycles
852 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10945766463 # number of demand (read+write) MSHR miss cycles
853 system.cpu.dcache.demand_mshr_miss_latency::total 10945766463 # number of demand (read+write) MSHR miss cycles
854 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10945766463 # number of overall MSHR miss cycles
855 system.cpu.dcache.overall_mshr_miss_latency::total 10945766463 # number of overall MSHR miss cycles
856 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036495 # mshr miss rate for ReadReq accesses
857 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.036495 # mshr miss rate for ReadReq accesses
858 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009191 # mshr miss rate for WriteReq accesses
859 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009191 # mshr miss rate for WriteReq accesses
860 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.032114 # mshr miss rate for demand accesses
861 system.cpu.dcache.demand_mshr_miss_rate::total 0.032114 # mshr miss rate for demand accesses
862 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032114 # mshr miss rate for overall accesses
863 system.cpu.dcache.overall_mshr_miss_rate::total 0.032114 # mshr miss rate for overall accesses
864 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11047.357267 # average ReadReq mshr miss latency
865 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11047.357267 # average ReadReq mshr miss latency
866 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22019.082768 # average WriteReq mshr miss latency
867 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22019.082768 # average WriteReq mshr miss latency
868 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11551.248242 # average overall mshr miss latency
869 system.cpu.dcache.demand_avg_mshr_miss_latency::total 11551.248242 # average overall mshr miss latency
870 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11551.248242 # average overall mshr miss latency
871 system.cpu.dcache.overall_avg_mshr_miss_latency::total 11551.248242 # average overall mshr miss latency
872 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
874 ---------- End Simulation Statistics ----------
projects / gem5.git / blob