arch: Fix VecReg container alignement to 128bits view

[gem5.git] / tests / long / se / 10.mcf / ref / sparc / linux / simple-timing / simerr

warn: Sockets disabled, not accepting gdb connections
warn: ClockedObject: More than one power state change request encountered within the same simulation tick
info: Entering event queue @ 0.  Starting simulation...