2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.064955 # Number of seconds simulated
4 sim_ticks 64955437500 # Number of ticks simulated
5 final_tick 64955437500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 70718 # Simulator instruction rate (inst/s)
8 host_op_rate 124523 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 29075113 # Simulator tick rate (ticks/s)
10 host_mem_usage 434544 # Number of bytes of host memory used
11 host_seconds 2234.06 # Real time elapsed on the host
12 sim_insts 157988547 # Number of instructions simulated
13 sim_ops 278192464 # Number of ops (including micro ops) simulated
14 system.physmem.bytes_read::cpu.inst 64064 # Number of bytes read from this memory
15 system.physmem.bytes_read::cpu.data 1882496 # Number of bytes read from this memory
16 system.physmem.bytes_read::total 1946560 # Number of bytes read from this memory
17 system.physmem.bytes_inst_read::cpu.inst 64064 # Number of instructions bytes read from this memory
18 system.physmem.bytes_inst_read::total 64064 # Number of instructions bytes read from this memory
19 system.physmem.bytes_written::writebacks 10432 # Number of bytes written to this memory
20 system.physmem.bytes_written::total 10432 # Number of bytes written to this memory
21 system.physmem.num_reads::cpu.inst 1001 # Number of read requests responded to by this memory
22 system.physmem.num_reads::cpu.data 29414 # Number of read requests responded to by this memory
23 system.physmem.num_reads::total 30415 # Number of read requests responded to by this memory
24 system.physmem.num_writes::writebacks 163 # Number of write requests responded to by this memory
25 system.physmem.num_writes::total 163 # Number of write requests responded to by this memory
26 system.physmem.bw_read::cpu.inst 986276 # Total read bandwidth from this memory (bytes/s)
27 system.physmem.bw_read::cpu.data 28981346 # Total read bandwidth from this memory (bytes/s)
28 system.physmem.bw_read::total 29967622 # Total read bandwidth from this memory (bytes/s)
29 system.physmem.bw_inst_read::cpu.inst 986276 # Instruction read bandwidth from this memory (bytes/s)
30 system.physmem.bw_inst_read::total 986276 # Instruction read bandwidth from this memory (bytes/s)
31 system.physmem.bw_write::writebacks 160602 # Write bandwidth from this memory (bytes/s)
32 system.physmem.bw_write::total 160602 # Write bandwidth from this memory (bytes/s)
33 system.physmem.bw_total::writebacks 160602 # Total bandwidth to/from this memory (bytes/s)
34 system.physmem.bw_total::cpu.inst 986276 # Total bandwidth to/from this memory (bytes/s)
35 system.physmem.bw_total::cpu.data 28981346 # Total bandwidth to/from this memory (bytes/s)
36 system.physmem.bw_total::total 30128224 # Total bandwidth to/from this memory (bytes/s)
37 system.physmem.readReqs 30415 # Total number of read requests seen
38 system.physmem.writeReqs 163 # Total number of write requests seen
39 system.physmem.cpureqs 30578 # Reqs generatd by CPU via cache - shady
40 system.physmem.bytesRead 1946560 # Total number of bytes read from memory
41 system.physmem.bytesWritten 10432 # Total number of bytes written to memory
42 system.physmem.bytesConsumedRd 1946560 # bytesRead derated as per pkt->getSize()
43 system.physmem.bytesConsumedWr 10432 # bytesWritten derated as per pkt->getSize()
44 system.physmem.servicedByWrQ 40 # Number of read reqs serviced by write Q
45 system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
46 system.physmem.perBankRdReqs::0 1928 # Track reads on a per bank basis
47 system.physmem.perBankRdReqs::1 1903 # Track reads on a per bank basis
48 system.physmem.perBankRdReqs::2 1919 # Track reads on a per bank basis
49 system.physmem.perBankRdReqs::3 1928 # Track reads on a per bank basis
50 system.physmem.perBankRdReqs::4 1935 # Track reads on a per bank basis
51 system.physmem.perBankRdReqs::5 1899 # Track reads on a per bank basis
52 system.physmem.perBankRdReqs::6 1928 # Track reads on a per bank basis
53 system.physmem.perBankRdReqs::7 1949 # Track reads on a per bank basis
54 system.physmem.perBankRdReqs::8 1933 # Track reads on a per bank basis
55 system.physmem.perBankRdReqs::9 1946 # Track reads on a per bank basis
56 system.physmem.perBankRdReqs::10 1870 # Track reads on a per bank basis
57 system.physmem.perBankRdReqs::11 1874 # Track reads on a per bank basis
58 system.physmem.perBankRdReqs::12 1848 # Track reads on a per bank basis
59 system.physmem.perBankRdReqs::13 1890 # Track reads on a per bank basis
60 system.physmem.perBankRdReqs::14 1827 # Track reads on a per bank basis
61 system.physmem.perBankRdReqs::15 1798 # Track reads on a per bank basis
62 system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis
63 system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis
64 system.physmem.perBankWrReqs::2 7 # Track writes on a per bank basis
65 system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis
66 system.physmem.perBankWrReqs::4 63 # Track writes on a per bank basis
67 system.physmem.perBankWrReqs::5 50 # Track writes on a per bank basis
68 system.physmem.perBankWrReqs::6 2 # Track writes on a per bank basis
69 system.physmem.perBankWrReqs::7 4 # Track writes on a per bank basis
70 system.physmem.perBankWrReqs::8 3 # Track writes on a per bank basis
71 system.physmem.perBankWrReqs::9 11 # Track writes on a per bank basis
72 system.physmem.perBankWrReqs::10 6 # Track writes on a per bank basis
73 system.physmem.perBankWrReqs::11 6 # Track writes on a per bank basis
74 system.physmem.perBankWrReqs::12 4 # Track writes on a per bank basis
75 system.physmem.perBankWrReqs::13 7 # Track writes on a per bank basis
76 system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis
77 system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis
78 system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
79 system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
80 system.physmem.totGap 64955401000 # Total gap between requests
81 system.physmem.readPktSize::0 0 # Categorize read packet sizes
82 system.physmem.readPktSize::1 0 # Categorize read packet sizes
83 system.physmem.readPktSize::2 0 # Categorize read packet sizes
84 system.physmem.readPktSize::3 0 # Categorize read packet sizes
85 system.physmem.readPktSize::4 0 # Categorize read packet sizes
86 system.physmem.readPktSize::5 0 # Categorize read packet sizes
87 system.physmem.readPktSize::6 30415 # Categorize read packet sizes
88 system.physmem.writePktSize::0 0 # Categorize write packet sizes
89 system.physmem.writePktSize::1 0 # Categorize write packet sizes
90 system.physmem.writePktSize::2 0 # Categorize write packet sizes
91 system.physmem.writePktSize::3 0 # Categorize write packet sizes
92 system.physmem.writePktSize::4 0 # Categorize write packet sizes
93 system.physmem.writePktSize::5 0 # Categorize write packet sizes
94 system.physmem.writePktSize::6 163 # Categorize write packet sizes
95 system.physmem.rdQLenPdf::0 29875 # What read queue length does an incoming req see
96 system.physmem.rdQLenPdf::1 392 # What read queue length does an incoming req see
97 system.physmem.rdQLenPdf::2 85 # What read queue length does an incoming req see
98 system.physmem.rdQLenPdf::3 17 # What read queue length does an incoming req see
99 system.physmem.rdQLenPdf::4 6 # What read queue length does an incoming req see
100 system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
101 system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
102 system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
103 system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
104 system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
105 system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
106 system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
107 system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
108 system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
109 system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
110 system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
111 system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
112 system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
113 system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
114 system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
115 system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
116 system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
117 system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
118 system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
119 system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
120 system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
121 system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
122 system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
123 system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
124 system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
125 system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
126 system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
127 system.physmem.wrQLenPdf::0 8 # What write queue length does an incoming req see
128 system.physmem.wrQLenPdf::1 8 # What write queue length does an incoming req see
129 system.physmem.wrQLenPdf::2 7 # What write queue length does an incoming req see
130 system.physmem.wrQLenPdf::3 7 # What write queue length does an incoming req see
131 system.physmem.wrQLenPdf::4 7 # What write queue length does an incoming req see
132 system.physmem.wrQLenPdf::5 7 # What write queue length does an incoming req see
133 system.physmem.wrQLenPdf::6 7 # What write queue length does an incoming req see
134 system.physmem.wrQLenPdf::7 7 # What write queue length does an incoming req see
135 system.physmem.wrQLenPdf::8 7 # What write queue length does an incoming req see
136 system.physmem.wrQLenPdf::9 7 # What write queue length does an incoming req see
137 system.physmem.wrQLenPdf::10 7 # What write queue length does an incoming req see
138 system.physmem.wrQLenPdf::11 7 # What write queue length does an incoming req see
139 system.physmem.wrQLenPdf::12 7 # What write queue length does an incoming req see
140 system.physmem.wrQLenPdf::13 7 # What write queue length does an incoming req see
141 system.physmem.wrQLenPdf::14 7 # What write queue length does an incoming req see
142 system.physmem.wrQLenPdf::15 7 # What write queue length does an incoming req see
143 system.physmem.wrQLenPdf::16 7 # What write queue length does an incoming req see
144 system.physmem.wrQLenPdf::17 7 # What write queue length does an incoming req see
145 system.physmem.wrQLenPdf::18 7 # What write queue length does an incoming req see
146 system.physmem.wrQLenPdf::19 7 # What write queue length does an incoming req see
147 system.physmem.wrQLenPdf::20 7 # What write queue length does an incoming req see
148 system.physmem.wrQLenPdf::21 7 # What write queue length does an incoming req see
149 system.physmem.wrQLenPdf::22 7 # What write queue length does an incoming req see
150 system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
151 system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
152 system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
153 system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
154 system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
155 system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
156 system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
157 system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
158 system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
159 system.physmem.totQLat 11278750 # Total cycles spent in queuing delays
160 system.physmem.totMemAccLat 610070000 # Sum of mem lat for all requests
161 system.physmem.totBusLat 151875000 # Total cycles spent in databus access
162 system.physmem.totBankLat 446916250 # Total cycles spent in bank access
163 system.physmem.avgQLat 371.32 # Average queueing delay per request
164 system.physmem.avgBankLat 14713.29 # Average bank access latency per request
165 system.physmem.avgBusLat 5000.00 # Average bus latency per request
166 system.physmem.avgMemAccLat 20084.61 # Average memory access latency
167 system.physmem.avgRdBW 29.97 # Average achieved read bandwidth in MB/s
168 system.physmem.avgWrBW 0.16 # Average achieved write bandwidth in MB/s
169 system.physmem.avgConsumedRdBW 29.97 # Average consumed read bandwidth in MB/s
170 system.physmem.avgConsumedWrBW 0.16 # Average consumed write bandwidth in MB/s
171 system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
172 system.physmem.busUtil 0.24 # Data bus utilization in percentage
173 system.physmem.avgRdQLen 0.01 # Average read queue length over time
174 system.physmem.avgWrQLen 9.38 # Average write queue length over time
175 system.physmem.readRowHits 29086 # Number of row buffer hits during reads
176 system.physmem.writeRowHits 90 # Number of row buffer hits during writes
177 system.physmem.readRowHitRate 95.76 # Row buffer hit rate for reads
178 system.physmem.writeRowHitRate 55.21 # Row buffer hit rate for writes
179 system.physmem.avgGap 2124252.76 # Average gap between requests
180 system.cpu.branchPred.lookups 33861369 # Number of BP lookups
181 system.cpu.branchPred.condPredicted 33861369 # Number of conditional branches predicted
182 system.cpu.branchPred.condIncorrect 775033 # Number of conditional branches incorrect
183 system.cpu.branchPred.BTBLookups 19294803 # Number of BTB lookups
184 system.cpu.branchPred.BTBHits 19205281 # Number of BTB hits
185 system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
186 system.cpu.branchPred.BTBHitPct 99.536031 # BTB Hit Percentage
187 system.cpu.branchPred.usedRAS 5016068 # Number of times the RAS was used to get a target.
188 system.cpu.branchPred.RASInCorrect 5449 # Number of incorrect RAS predictions.
189 system.cpu.workload.num_syscalls 444 # Number of system calls
190 system.cpu.numCycles 129910880 # number of cpu cycles simulated
191 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
192 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
193 system.cpu.fetch.icacheStallCycles 26135643 # Number of cycles fetch is stalled on an Icache miss
194 system.cpu.fetch.Insts 182272269 # Number of instructions fetch has processed
195 system.cpu.fetch.Branches 33861369 # Number of branches that fetch encountered
196 system.cpu.fetch.predictedBranches 24221349 # Number of branches that fetch has predicted taken
197 system.cpu.fetch.Cycles 55463274 # Number of cycles fetch has run and was not squashing or blocked
198 system.cpu.fetch.SquashCycles 5355481 # Number of cycles fetch has spent squashing
199 system.cpu.fetch.BlockedCycles 43685508 # Number of cycles fetch has spent blocked
200 system.cpu.fetch.MiscStallCycles 41 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
201 system.cpu.fetch.PendingTrapStallCycles 275 # Number of stall cycles due to pending traps
202 system.cpu.fetch.CacheLines 25577909 # Number of cache lines fetched
203 system.cpu.fetch.IcacheSquashes 166501 # Number of outstanding Icache misses that were squashed
204 system.cpu.fetch.rateDist::samples 129829944 # Number of instructions fetched each cycle (Total)
205 system.cpu.fetch.rateDist::mean 2.475075 # Number of instructions fetched each cycle (Total)
206 system.cpu.fetch.rateDist::stdev 3.321063 # Number of instructions fetched each cycle (Total)
207 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
208 system.cpu.fetch.rateDist::0 76844002 59.19% 59.19% # Number of instructions fetched each cycle (Total)
209 system.cpu.fetch.rateDist::1 1961117 1.51% 60.70% # Number of instructions fetched each cycle (Total)
210 system.cpu.fetch.rateDist::2 2942078 2.27% 62.96% # Number of instructions fetched each cycle (Total)
211 system.cpu.fetch.rateDist::3 3835155 2.95% 65.92% # Number of instructions fetched each cycle (Total)
212 system.cpu.fetch.rateDist::4 7767567 5.98% 71.90% # Number of instructions fetched each cycle (Total)
213 system.cpu.fetch.rateDist::5 4757667 3.66% 75.57% # Number of instructions fetched each cycle (Total)
214 system.cpu.fetch.rateDist::6 2666355 2.05% 77.62% # Number of instructions fetched each cycle (Total)
215 system.cpu.fetch.rateDist::7 1316617 1.01% 78.63% # Number of instructions fetched each cycle (Total)
216 system.cpu.fetch.rateDist::8 27739386 21.37% 100.00% # Number of instructions fetched each cycle (Total)
217 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
218 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
219 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
220 system.cpu.fetch.rateDist::total 129829944 # Number of instructions fetched each cycle (Total)
221 system.cpu.fetch.branchRate 0.260651 # Number of branch fetches per cycle
222 system.cpu.fetch.rate 1.403056 # Number of inst fetches per cycle
223 system.cpu.decode.IdleCycles 36820018 # Number of cycles decode is idle
224 system.cpu.decode.BlockedCycles 35912600 # Number of cycles decode is blocked
225 system.cpu.decode.RunCycles 43886713 # Number of cycles decode is running
226 system.cpu.decode.UnblockCycles 8665410 # Number of cycles decode is unblocking
227 system.cpu.decode.SquashCycles 4545203 # Number of cycles decode is squashing
228 system.cpu.decode.DecodedInsts 318850210 # Number of instructions handled by decode
229 system.cpu.rename.SquashCycles 4545203 # Number of cycles rename is squashing
230 system.cpu.rename.IdleCycles 42299380 # Number of cycles rename is idle
231 system.cpu.rename.BlockCycles 8565943 # Number of cycles rename is blocking
232 system.cpu.rename.serializeStallCycles 6540 # count of cycles rename stalled for serializing inst
233 system.cpu.rename.RunCycles 46769687 # Number of cycles rename is running
234 system.cpu.rename.UnblockCycles 27643191 # Number of cycles rename is unblocking
235 system.cpu.rename.RenamedInsts 315014600 # Number of instructions processed by rename
236 system.cpu.rename.ROBFullEvents 177 # Number of times rename has blocked due to ROB full
237 system.cpu.rename.IQFullEvents 37506 # Number of times rename has blocked due to IQ full
238 system.cpu.rename.LSQFullEvents 25780031 # Number of times rename has blocked due to LSQ full
239 system.cpu.rename.FullRegisterEvents 461 # Number of times there has been no free registers
240 system.cpu.rename.RenamedOperands 317193496 # Number of destination operands rename has renamed
241 system.cpu.rename.RenameLookups 836529852 # Number of register rename lookups that rename has made
242 system.cpu.rename.int_rename_lookups 836528510 # Number of integer rename lookups
243 system.cpu.rename.fp_rename_lookups 1342 # Number of floating rename lookups
244 system.cpu.rename.CommittedMaps 279212747 # Number of HB maps that are committed
245 system.cpu.rename.UndoneMaps 37980749 # Number of HB maps that are undone due to squashing
246 system.cpu.rename.serializingInsts 473 # count of serializing insts renamed
247 system.cpu.rename.tempSerializingInsts 470 # count of temporary serializing insts renamed
248 system.cpu.rename.skidInsts 62475342 # count of insts added to the skid buffer
249 system.cpu.memDep0.insertedLoads 101554999 # Number of loads inserted to the mem dependence unit.
250 system.cpu.memDep0.insertedStores 34779465 # Number of stores inserted to the mem dependence unit.
251 system.cpu.memDep0.conflictingLoads 39658435 # Number of conflicting loads.
252 system.cpu.memDep0.conflictingStores 5856370 # Number of conflicting stores.
253 system.cpu.iq.iqInstsAdded 311474506 # Number of instructions added to the IQ (excludes non-spec)
254 system.cpu.iq.iqNonSpecInstsAdded 1648 # Number of non-speculative instructions added to the IQ
255 system.cpu.iq.iqInstsIssued 300268759 # Number of instructions issued
256 system.cpu.iq.iqSquashedInstsIssued 90582 # Number of squashed instructions issued
257 system.cpu.iq.iqSquashedInstsExamined 32704656 # Number of squashed instructions iterated over during squash; mainly for profiling
258 system.cpu.iq.iqSquashedOperandsExamined 46105854 # Number of squashed operands that are examined and possibly removed from graph
259 system.cpu.iq.iqSquashedNonSpecRemoved 1203 # Number of squashed non-spec instructions that were removed
260 system.cpu.iq.issued_per_cycle::samples 129829944 # Number of insts issued each cycle
261 system.cpu.iq.issued_per_cycle::mean 2.312785 # Number of insts issued each cycle
262 system.cpu.iq.issued_per_cycle::stdev 1.693578 # Number of insts issued each cycle
263 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
264 system.cpu.iq.issued_per_cycle::0 23157142 17.84% 17.84% # Number of insts issued each cycle
265 system.cpu.iq.issued_per_cycle::1 23146978 17.83% 35.67% # Number of insts issued each cycle
266 system.cpu.iq.issued_per_cycle::2 25463277 19.61% 55.28% # Number of insts issued each cycle
267 system.cpu.iq.issued_per_cycle::3 25807307 19.88% 75.16% # Number of insts issued each cycle
268 system.cpu.iq.issued_per_cycle::4 18888431 14.55% 89.70% # Number of insts issued each cycle
269 system.cpu.iq.issued_per_cycle::5 8277018 6.38% 96.08% # Number of insts issued each cycle
270 system.cpu.iq.issued_per_cycle::6 3970528 3.06% 99.14% # Number of insts issued each cycle
271 system.cpu.iq.issued_per_cycle::7 942780 0.73% 99.86% # Number of insts issued each cycle
272 system.cpu.iq.issued_per_cycle::8 176483 0.14% 100.00% # Number of insts issued each cycle
273 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
274 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
275 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
276 system.cpu.iq.issued_per_cycle::total 129829944 # Number of insts issued each cycle
277 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
278 system.cpu.iq.fu_full::IntAlu 31372 1.52% 1.52% # attempts to use FU when none available
279 system.cpu.iq.fu_full::IntMult 0 0.00% 1.52% # attempts to use FU when none available
280 system.cpu.iq.fu_full::IntDiv 0 0.00% 1.52% # attempts to use FU when none available
281 system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.52% # attempts to use FU when none available
282 system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.52% # attempts to use FU when none available
283 system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.52% # attempts to use FU when none available
284 system.cpu.iq.fu_full::FloatMult 0 0.00% 1.52% # attempts to use FU when none available
285 system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.52% # attempts to use FU when none available
286 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.52% # attempts to use FU when none available
287 system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.52% # attempts to use FU when none available
288 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.52% # attempts to use FU when none available
289 system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.52% # attempts to use FU when none available
290 system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.52% # attempts to use FU when none available
291 system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.52% # attempts to use FU when none available
292 system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.52% # attempts to use FU when none available
293 system.cpu.iq.fu_full::SimdMult 0 0.00% 1.52% # attempts to use FU when none available
294 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.52% # attempts to use FU when none available
295 system.cpu.iq.fu_full::SimdShift 0 0.00% 1.52% # attempts to use FU when none available
296 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.52% # attempts to use FU when none available
297 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.52% # attempts to use FU when none available
298 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.52% # attempts to use FU when none available
299 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.52% # attempts to use FU when none available
300 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.52% # attempts to use FU when none available
301 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.52% # attempts to use FU when none available
302 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.52% # attempts to use FU when none available
303 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.52% # attempts to use FU when none available
304 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.52% # attempts to use FU when none available
305 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.52% # attempts to use FU when none available
306 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.52% # attempts to use FU when none available
307 system.cpu.iq.fu_full::MemRead 1915002 93.02% 94.54% # attempts to use FU when none available
308 system.cpu.iq.fu_full::MemWrite 112311 5.46% 100.00% # attempts to use FU when none available
309 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
310 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
311 system.cpu.iq.FU_type_0::No_OpClass 31277 0.01% 0.01% # Type of FU issued
312 system.cpu.iq.FU_type_0::IntAlu 169830588 56.56% 56.57% # Type of FU issued
313 system.cpu.iq.FU_type_0::IntMult 11175 0.00% 56.57% # Type of FU issued
314 system.cpu.iq.FU_type_0::IntDiv 333 0.00% 56.57% # Type of FU issued
315 system.cpu.iq.FU_type_0::FloatAdd 31 0.00% 56.57% # Type of FU issued
316 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.57% # Type of FU issued
317 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.57% # Type of FU issued
318 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.57% # Type of FU issued
319 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.57% # Type of FU issued
320 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.57% # Type of FU issued
321 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.57% # Type of FU issued
322 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.57% # Type of FU issued
323 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.57% # Type of FU issued
324 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.57% # Type of FU issued
325 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.57% # Type of FU issued
326 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.57% # Type of FU issued
327 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.57% # Type of FU issued
328 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.57% # Type of FU issued
329 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.57% # Type of FU issued
330 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.57% # Type of FU issued
331 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.57% # Type of FU issued
332 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.57% # Type of FU issued
333 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.57% # Type of FU issued
334 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.57% # Type of FU issued
335 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.57% # Type of FU issued
336 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.57% # Type of FU issued
337 system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.57% # Type of FU issued
338 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.57% # Type of FU issued
339 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.57% # Type of FU issued
340 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.57% # Type of FU issued
341 system.cpu.iq.FU_type_0::MemRead 97304104 32.41% 88.98% # Type of FU issued
342 system.cpu.iq.FU_type_0::MemWrite 33091251 11.02% 100.00% # Type of FU issued
343 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
344 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
345 system.cpu.iq.FU_type_0::total 300268759 # Type of FU issued
346 system.cpu.iq.rate 2.311344 # Inst issue rate
347 system.cpu.iq.fu_busy_cnt 2058685 # FU busy when requested
348 system.cpu.iq.fu_busy_rate 0.006856 # FU busy rate (busy events/executed inst)
349 system.cpu.iq.int_inst_queue_reads 732516269 # Number of integer instruction queue reads
350 system.cpu.iq.int_inst_queue_writes 344212556 # Number of integer instruction queue writes
351 system.cpu.iq.int_inst_queue_wakeup_accesses 298017233 # Number of integer instruction queue wakeup accesses
352 system.cpu.iq.fp_inst_queue_reads 460 # Number of floating instruction queue reads
353 system.cpu.iq.fp_inst_queue_writes 646 # Number of floating instruction queue writes
354 system.cpu.iq.fp_inst_queue_wakeup_accesses 145 # Number of floating instruction queue wakeup accesses
355 system.cpu.iq.int_alu_accesses 302295951 # Number of integer alu accesses
356 system.cpu.iq.fp_alu_accesses 216 # Number of floating point alu accesses
357 system.cpu.iew.lsq.thread0.forwLoads 54147980 # Number of loads that had data forwarded from stores
358 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
359 system.cpu.iew.lsq.thread0.squashedLoads 10775614 # Number of loads squashed
360 system.cpu.iew.lsq.thread0.ignoredResponses 30228 # Number of memory responses ignored because the instruction is squashed
361 system.cpu.iew.lsq.thread0.memOrderViolation 33222 # Number of memory ordering violations
362 system.cpu.iew.lsq.thread0.squashedStores 3339713 # Number of stores squashed
363 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
364 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
365 system.cpu.iew.lsq.thread0.rescheduledLoads 3234 # Number of loads that were rescheduled
366 system.cpu.iew.lsq.thread0.cacheBlocked 8606 # Number of times an access to memory failed due to the cache being blocked
367 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
368 system.cpu.iew.iewSquashCycles 4545203 # Number of cycles IEW is squashing
369 system.cpu.iew.iewBlockCycles 1761176 # Number of cycles IEW is blocking
370 system.cpu.iew.iewUnblockCycles 160180 # Number of cycles IEW is unblocking
371 system.cpu.iew.iewDispatchedInsts 311476154 # Number of instructions dispatched to IQ
372 system.cpu.iew.iewDispSquashedInsts 195955 # Number of squashed instructions skipped by dispatch
373 system.cpu.iew.iewDispLoadInsts 101554999 # Number of dispatched load instructions
374 system.cpu.iew.iewDispStoreInsts 34779465 # Number of dispatched store instructions
375 system.cpu.iew.iewDispNonSpecInsts 465 # Number of dispatched non-speculative instructions
376 system.cpu.iew.iewIQFullEvents 3219 # Number of times the IQ has become full, causing a stall
377 system.cpu.iew.iewLSQFullEvents 73682 # Number of times the LSQ has become full, causing a stall
378 system.cpu.iew.memOrderViolationEvents 33222 # Number of memory order violations
379 system.cpu.iew.predictedTakenIncorrect 393210 # Number of branches that were predicted taken incorrectly
380 system.cpu.iew.predictedNotTakenIncorrect 428039 # Number of branches that were predicted not taken incorrectly
381 system.cpu.iew.branchMispredicts 821249 # Number of branch mispredicts detected at execute
382 system.cpu.iew.iewExecutedInsts 298868187 # Number of executed instructions
383 system.cpu.iew.iewExecLoadInsts 96891593 # Number of load instructions executed
384 system.cpu.iew.iewExecSquashedInsts 1400572 # Number of squashed instructions skipped in execute
385 system.cpu.iew.exec_swp 0 # number of swp insts executed
386 system.cpu.iew.exec_nop 0 # number of nop insts executed
387 system.cpu.iew.exec_refs 129818447 # number of memory reference insts executed
388 system.cpu.iew.exec_branches 30819793 # Number of branches executed
389 system.cpu.iew.exec_stores 32926854 # Number of stores executed
390 system.cpu.iew.exec_rate 2.300563 # Inst execution rate
391 system.cpu.iew.wb_sent 298386144 # cumulative count of insts sent to commit
392 system.cpu.iew.wb_count 298017378 # cumulative count of insts written-back
393 system.cpu.iew.wb_producers 218312526 # num instructions producing a value
394 system.cpu.iew.wb_consumers 296857185 # num instructions consuming a value
395 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
396 system.cpu.iew.wb_rate 2.294014 # insts written-back per cycle
397 system.cpu.iew.wb_fanout 0.735413 # average fanout of values written-back
398 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
399 system.cpu.commit.commitSquashedInsts 33296720 # The number of squashed insts skipped by commit
400 system.cpu.commit.commitNonSpecStalls 445 # The number of times commit has been forced to stall to communicate backwards
401 system.cpu.commit.branchMispredicts 775062 # The number of times a branch was mispredicted
402 system.cpu.commit.committed_per_cycle::samples 125284741 # Number of insts commited each cycle
403 system.cpu.commit.committed_per_cycle::mean 2.220482 # Number of insts commited each cycle
404 system.cpu.commit.committed_per_cycle::stdev 2.978635 # Number of insts commited each cycle
405 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
406 system.cpu.commit.committed_per_cycle::0 57056182 45.54% 45.54% # Number of insts commited each cycle
407 system.cpu.commit.committed_per_cycle::1 19092863 15.24% 60.78% # Number of insts commited each cycle
408 system.cpu.commit.committed_per_cycle::2 11627505 9.28% 70.06% # Number of insts commited each cycle
409 system.cpu.commit.committed_per_cycle::3 9458661 7.55% 77.61% # Number of insts commited each cycle
410 system.cpu.commit.committed_per_cycle::4 1851635 1.48% 79.09% # Number of insts commited each cycle
411 system.cpu.commit.committed_per_cycle::5 2083324 1.66% 80.75% # Number of insts commited each cycle
412 system.cpu.commit.committed_per_cycle::6 1287468 1.03% 81.78% # Number of insts commited each cycle
413 system.cpu.commit.committed_per_cycle::7 696184 0.56% 82.34% # Number of insts commited each cycle
414 system.cpu.commit.committed_per_cycle::8 22130919 17.66% 100.00% # Number of insts commited each cycle
415 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
416 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
417 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
418 system.cpu.commit.committed_per_cycle::total 125284741 # Number of insts commited each cycle
419 system.cpu.commit.committedInsts 157988547 # Number of instructions committed
420 system.cpu.commit.committedOps 278192464 # Number of ops (including micro ops) committed
421 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
422 system.cpu.commit.refs 122219137 # Number of memory references committed
423 system.cpu.commit.loads 90779385 # Number of loads committed
424 system.cpu.commit.membars 0 # Number of memory barriers committed
425 system.cpu.commit.branches 29309705 # Number of branches committed
426 system.cpu.commit.fp_insts 40 # Number of committed floating point instructions.
427 system.cpu.commit.int_insts 278186174 # Number of committed integer instructions.
428 system.cpu.commit.function_calls 4237596 # Number of function calls committed.
429 system.cpu.commit.bw_lim_events 22130919 # number cycles where commit BW limit reached
430 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
431 system.cpu.rob.rob_reads 414643006 # The number of ROB reads
432 system.cpu.rob.rob_writes 627527392 # The number of ROB writes
433 system.cpu.timesIdled 13814 # Number of times that the entire CPU went into an idle state and unscheduled itself
434 system.cpu.idleCycles 80936 # Total number of cycles that the CPU has spent unscheduled due to idling
435 system.cpu.committedInsts 157988547 # Number of Instructions Simulated
436 system.cpu.committedOps 278192464 # Number of Ops (including micro ops) Simulated
437 system.cpu.committedInsts_total 157988547 # Number of Instructions Simulated
438 system.cpu.cpi 0.822280 # CPI: Cycles Per Instruction
439 system.cpu.cpi_total 0.822280 # CPI: Total CPI of All Threads
440 system.cpu.ipc 1.216130 # IPC: Instructions Per Cycle
441 system.cpu.ipc_total 1.216130 # IPC: Total IPC of All Threads
442 system.cpu.int_regfile_reads 590791400 # number of integer regfile reads
443 system.cpu.int_regfile_writes 298595306 # number of integer regfile writes
444 system.cpu.fp_regfile_reads 134 # number of floating regfile reads
445 system.cpu.fp_regfile_writes 70 # number of floating regfile writes
446 system.cpu.misc_regfile_reads 191828831 # number of misc regfile reads
447 system.cpu.misc_regfile_writes 1 # number of misc regfile writes
448 system.cpu.icache.replacements 61 # number of replacements
449 system.cpu.icache.tagsinuse 820.655975 # Cycle average of tags in use
450 system.cpu.icache.total_refs 25576619 # Total number of references to valid blocks.
451 system.cpu.icache.sampled_refs 1018 # Sample count of references to valid blocks.
452 system.cpu.icache.avg_refs 25124.380157 # Average number of references to valid blocks.
453 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
454 system.cpu.icache.occ_blocks::cpu.inst 820.655975 # Average occupied blocks per requestor
455 system.cpu.icache.occ_percent::cpu.inst 0.400711 # Average percentage of cache occupancy
456 system.cpu.icache.occ_percent::total 0.400711 # Average percentage of cache occupancy
457 system.cpu.icache.ReadReq_hits::cpu.inst 25576619 # number of ReadReq hits
458 system.cpu.icache.ReadReq_hits::total 25576619 # number of ReadReq hits
459 system.cpu.icache.demand_hits::cpu.inst 25576619 # number of demand (read+write) hits
460 system.cpu.icache.demand_hits::total 25576619 # number of demand (read+write) hits
461 system.cpu.icache.overall_hits::cpu.inst 25576619 # number of overall hits
462 system.cpu.icache.overall_hits::total 25576619 # number of overall hits
463 system.cpu.icache.ReadReq_misses::cpu.inst 1290 # number of ReadReq misses
464 system.cpu.icache.ReadReq_misses::total 1290 # number of ReadReq misses
465 system.cpu.icache.demand_misses::cpu.inst 1290 # number of demand (read+write) misses
466 system.cpu.icache.demand_misses::total 1290 # number of demand (read+write) misses
467 system.cpu.icache.overall_misses::cpu.inst 1290 # number of overall misses
468 system.cpu.icache.overall_misses::total 1290 # number of overall misses
469 system.cpu.icache.ReadReq_miss_latency::cpu.inst 64574500 # number of ReadReq miss cycles
470 system.cpu.icache.ReadReq_miss_latency::total 64574500 # number of ReadReq miss cycles
471 system.cpu.icache.demand_miss_latency::cpu.inst 64574500 # number of demand (read+write) miss cycles
472 system.cpu.icache.demand_miss_latency::total 64574500 # number of demand (read+write) miss cycles
473 system.cpu.icache.overall_miss_latency::cpu.inst 64574500 # number of overall miss cycles
474 system.cpu.icache.overall_miss_latency::total 64574500 # number of overall miss cycles
475 system.cpu.icache.ReadReq_accesses::cpu.inst 25577909 # number of ReadReq accesses(hits+misses)
476 system.cpu.icache.ReadReq_accesses::total 25577909 # number of ReadReq accesses(hits+misses)
477 system.cpu.icache.demand_accesses::cpu.inst 25577909 # number of demand (read+write) accesses
478 system.cpu.icache.demand_accesses::total 25577909 # number of demand (read+write) accesses
479 system.cpu.icache.overall_accesses::cpu.inst 25577909 # number of overall (read+write) accesses
480 system.cpu.icache.overall_accesses::total 25577909 # number of overall (read+write) accesses
481 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000050 # miss rate for ReadReq accesses
482 system.cpu.icache.ReadReq_miss_rate::total 0.000050 # miss rate for ReadReq accesses
483 system.cpu.icache.demand_miss_rate::cpu.inst 0.000050 # miss rate for demand accesses
484 system.cpu.icache.demand_miss_rate::total 0.000050 # miss rate for demand accesses
485 system.cpu.icache.overall_miss_rate::cpu.inst 0.000050 # miss rate for overall accesses
486 system.cpu.icache.overall_miss_rate::total 0.000050 # miss rate for overall accesses
487 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50057.751938 # average ReadReq miss latency
488 system.cpu.icache.ReadReq_avg_miss_latency::total 50057.751938 # average ReadReq miss latency
489 system.cpu.icache.demand_avg_miss_latency::cpu.inst 50057.751938 # average overall miss latency
490 system.cpu.icache.demand_avg_miss_latency::total 50057.751938 # average overall miss latency
491 system.cpu.icache.overall_avg_miss_latency::cpu.inst 50057.751938 # average overall miss latency
492 system.cpu.icache.overall_avg_miss_latency::total 50057.751938 # average overall miss latency
493 system.cpu.icache.blocked_cycles::no_mshrs 35 # number of cycles access was blocked
494 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
495 system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked
496 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
497 system.cpu.icache.avg_blocked_cycles::no_mshrs 35 # average number of cycles each access was blocked
498 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
499 system.cpu.icache.fast_writes 0 # number of fast writes performed
500 system.cpu.icache.cache_copies 0 # number of cache copies performed
501 system.cpu.icache.ReadReq_mshr_hits::cpu.inst 272 # number of ReadReq MSHR hits
502 system.cpu.icache.ReadReq_mshr_hits::total 272 # number of ReadReq MSHR hits
503 system.cpu.icache.demand_mshr_hits::cpu.inst 272 # number of demand (read+write) MSHR hits
504 system.cpu.icache.demand_mshr_hits::total 272 # number of demand (read+write) MSHR hits
505 system.cpu.icache.overall_mshr_hits::cpu.inst 272 # number of overall MSHR hits
506 system.cpu.icache.overall_mshr_hits::total 272 # number of overall MSHR hits
507 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1018 # number of ReadReq MSHR misses
508 system.cpu.icache.ReadReq_mshr_misses::total 1018 # number of ReadReq MSHR misses
509 system.cpu.icache.demand_mshr_misses::cpu.inst 1018 # number of demand (read+write) MSHR misses
510 system.cpu.icache.demand_mshr_misses::total 1018 # number of demand (read+write) MSHR misses
511 system.cpu.icache.overall_mshr_misses::cpu.inst 1018 # number of overall MSHR misses
512 system.cpu.icache.overall_mshr_misses::total 1018 # number of overall MSHR misses
513 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 52495000 # number of ReadReq MSHR miss cycles
514 system.cpu.icache.ReadReq_mshr_miss_latency::total 52495000 # number of ReadReq MSHR miss cycles
515 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 52495000 # number of demand (read+write) MSHR miss cycles
516 system.cpu.icache.demand_mshr_miss_latency::total 52495000 # number of demand (read+write) MSHR miss cycles
517 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 52495000 # number of overall MSHR miss cycles
518 system.cpu.icache.overall_mshr_miss_latency::total 52495000 # number of overall MSHR miss cycles
519 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for ReadReq accesses
520 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000040 # mshr miss rate for ReadReq accesses
521 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for demand accesses
522 system.cpu.icache.demand_mshr_miss_rate::total 0.000040 # mshr miss rate for demand accesses
523 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for overall accesses
524 system.cpu.icache.overall_mshr_miss_rate::total 0.000040 # mshr miss rate for overall accesses
525 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51566.797642 # average ReadReq mshr miss latency
526 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51566.797642 # average ReadReq mshr miss latency
527 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51566.797642 # average overall mshr miss latency
528 system.cpu.icache.demand_avg_mshr_miss_latency::total 51566.797642 # average overall mshr miss latency
529 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51566.797642 # average overall mshr miss latency
530 system.cpu.icache.overall_avg_mshr_miss_latency::total 51566.797642 # average overall mshr miss latency
531 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
532 system.cpu.l2cache.replacements 476 # number of replacements
533 system.cpu.l2cache.tagsinuse 20892.456285 # Cycle average of tags in use
534 system.cpu.l2cache.total_refs 4029594 # Total number of references to valid blocks.
535 system.cpu.l2cache.sampled_refs 30400 # Sample count of references to valid blocks.
536 system.cpu.l2cache.avg_refs 132.552434 # Average number of references to valid blocks.
537 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
538 system.cpu.l2cache.occ_blocks::writebacks 19980.495233 # Average occupied blocks per requestor
539 system.cpu.l2cache.occ_blocks::cpu.inst 670.175654 # Average occupied blocks per requestor
540 system.cpu.l2cache.occ_blocks::cpu.data 241.785398 # Average occupied blocks per requestor
541 system.cpu.l2cache.occ_percent::writebacks 0.609756 # Average percentage of cache occupancy
542 system.cpu.l2cache.occ_percent::cpu.inst 0.020452 # Average percentage of cache occupancy
543 system.cpu.l2cache.occ_percent::cpu.data 0.007379 # Average percentage of cache occupancy
544 system.cpu.l2cache.occ_percent::total 0.637587 # Average percentage of cache occupancy
545 system.cpu.l2cache.ReadReq_hits::cpu.inst 17 # number of ReadReq hits
546 system.cpu.l2cache.ReadReq_hits::cpu.data 1993856 # number of ReadReq hits
547 system.cpu.l2cache.ReadReq_hits::total 1993873 # number of ReadReq hits
548 system.cpu.l2cache.Writeback_hits::writebacks 2066867 # number of Writeback hits
549 system.cpu.l2cache.Writeback_hits::total 2066867 # number of Writeback hits
550 system.cpu.l2cache.ReadExReq_hits::cpu.data 53312 # number of ReadExReq hits
551 system.cpu.l2cache.ReadExReq_hits::total 53312 # number of ReadExReq hits
552 system.cpu.l2cache.demand_hits::cpu.inst 17 # number of demand (read+write) hits
553 system.cpu.l2cache.demand_hits::cpu.data 2047168 # number of demand (read+write) hits
554 system.cpu.l2cache.demand_hits::total 2047185 # number of demand (read+write) hits
555 system.cpu.l2cache.overall_hits::cpu.inst 17 # number of overall hits
556 system.cpu.l2cache.overall_hits::cpu.data 2047168 # number of overall hits
557 system.cpu.l2cache.overall_hits::total 2047185 # number of overall hits
558 system.cpu.l2cache.ReadReq_misses::cpu.inst 1001 # number of ReadReq misses
559 system.cpu.l2cache.ReadReq_misses::cpu.data 414 # number of ReadReq misses
560 system.cpu.l2cache.ReadReq_misses::total 1415 # number of ReadReq misses
561 system.cpu.l2cache.ReadExReq_misses::cpu.data 29000 # number of ReadExReq misses
562 system.cpu.l2cache.ReadExReq_misses::total 29000 # number of ReadExReq misses
563 system.cpu.l2cache.demand_misses::cpu.inst 1001 # number of demand (read+write) misses
564 system.cpu.l2cache.demand_misses::cpu.data 29414 # number of demand (read+write) misses
565 system.cpu.l2cache.demand_misses::total 30415 # number of demand (read+write) misses
566 system.cpu.l2cache.overall_misses::cpu.inst 1001 # number of overall misses
567 system.cpu.l2cache.overall_misses::cpu.data 29414 # number of overall misses
568 system.cpu.l2cache.overall_misses::total 30415 # number of overall misses
569 system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 51299000 # number of ReadReq miss cycles
570 system.cpu.l2cache.ReadReq_miss_latency::cpu.data 21301500 # number of ReadReq miss cycles
571 system.cpu.l2cache.ReadReq_miss_latency::total 72600500 # number of ReadReq miss cycles
572 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1218397500 # number of ReadExReq miss cycles
573 system.cpu.l2cache.ReadExReq_miss_latency::total 1218397500 # number of ReadExReq miss cycles
574 system.cpu.l2cache.demand_miss_latency::cpu.inst 51299000 # number of demand (read+write) miss cycles
575 system.cpu.l2cache.demand_miss_latency::cpu.data 1239699000 # number of demand (read+write) miss cycles
576 system.cpu.l2cache.demand_miss_latency::total 1290998000 # number of demand (read+write) miss cycles
577 system.cpu.l2cache.overall_miss_latency::cpu.inst 51299000 # number of overall miss cycles
578 system.cpu.l2cache.overall_miss_latency::cpu.data 1239699000 # number of overall miss cycles
579 system.cpu.l2cache.overall_miss_latency::total 1290998000 # number of overall miss cycles
580 system.cpu.l2cache.ReadReq_accesses::cpu.inst 1018 # number of ReadReq accesses(hits+misses)
581 system.cpu.l2cache.ReadReq_accesses::cpu.data 1994270 # number of ReadReq accesses(hits+misses)
582 system.cpu.l2cache.ReadReq_accesses::total 1995288 # number of ReadReq accesses(hits+misses)
583 system.cpu.l2cache.Writeback_accesses::writebacks 2066867 # number of Writeback accesses(hits+misses)
584 system.cpu.l2cache.Writeback_accesses::total 2066867 # number of Writeback accesses(hits+misses)
585 system.cpu.l2cache.ReadExReq_accesses::cpu.data 82312 # number of ReadExReq accesses(hits+misses)
586 system.cpu.l2cache.ReadExReq_accesses::total 82312 # number of ReadExReq accesses(hits+misses)
587 system.cpu.l2cache.demand_accesses::cpu.inst 1018 # number of demand (read+write) accesses
588 system.cpu.l2cache.demand_accesses::cpu.data 2076582 # number of demand (read+write) accesses
589 system.cpu.l2cache.demand_accesses::total 2077600 # number of demand (read+write) accesses
590 system.cpu.l2cache.overall_accesses::cpu.inst 1018 # number of overall (read+write) accesses
591 system.cpu.l2cache.overall_accesses::cpu.data 2076582 # number of overall (read+write) accesses
592 system.cpu.l2cache.overall_accesses::total 2077600 # number of overall (read+write) accesses
593 system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.983301 # miss rate for ReadReq accesses
594 system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000208 # miss rate for ReadReq accesses
595 system.cpu.l2cache.ReadReq_miss_rate::total 0.000709 # miss rate for ReadReq accesses
596 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.352318 # miss rate for ReadExReq accesses
597 system.cpu.l2cache.ReadExReq_miss_rate::total 0.352318 # miss rate for ReadExReq accesses
598 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.983301 # miss rate for demand accesses
599 system.cpu.l2cache.demand_miss_rate::cpu.data 0.014165 # miss rate for demand accesses
600 system.cpu.l2cache.demand_miss_rate::total 0.014639 # miss rate for demand accesses
601 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.983301 # miss rate for overall accesses
602 system.cpu.l2cache.overall_miss_rate::cpu.data 0.014165 # miss rate for overall accesses
603 system.cpu.l2cache.overall_miss_rate::total 0.014639 # miss rate for overall accesses
604 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 51247.752248 # average ReadReq miss latency
605 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 51452.898551 # average ReadReq miss latency
606 system.cpu.l2cache.ReadReq_avg_miss_latency::total 51307.773852 # average ReadReq miss latency
607 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 42013.706897 # average ReadExReq miss latency
608 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 42013.706897 # average ReadExReq miss latency
609 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 51247.752248 # average overall miss latency
610 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 42146.562861 # average overall miss latency
611 system.cpu.l2cache.demand_avg_miss_latency::total 42446.095676 # average overall miss latency
612 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 51247.752248 # average overall miss latency
613 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 42146.562861 # average overall miss latency
614 system.cpu.l2cache.overall_avg_miss_latency::total 42446.095676 # average overall miss latency
615 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
616 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
617 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
618 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
619 system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
620 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
621 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
622 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
623 system.cpu.l2cache.writebacks::writebacks 163 # number of writebacks
624 system.cpu.l2cache.writebacks::total 163 # number of writebacks
625 system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1001 # number of ReadReq MSHR misses
626 system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 414 # number of ReadReq MSHR misses
627 system.cpu.l2cache.ReadReq_mshr_misses::total 1415 # number of ReadReq MSHR misses
628 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 29000 # number of ReadExReq MSHR misses
629 system.cpu.l2cache.ReadExReq_mshr_misses::total 29000 # number of ReadExReq MSHR misses
630 system.cpu.l2cache.demand_mshr_misses::cpu.inst 1001 # number of demand (read+write) MSHR misses
631 system.cpu.l2cache.demand_mshr_misses::cpu.data 29414 # number of demand (read+write) MSHR misses
632 system.cpu.l2cache.demand_mshr_misses::total 30415 # number of demand (read+write) MSHR misses
633 system.cpu.l2cache.overall_mshr_misses::cpu.inst 1001 # number of overall MSHR misses
634 system.cpu.l2cache.overall_mshr_misses::cpu.data 29414 # number of overall MSHR misses
635 system.cpu.l2cache.overall_mshr_misses::total 30415 # number of overall MSHR misses
636 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38886556 # number of ReadReq MSHR miss cycles
637 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 16149852 # number of ReadReq MSHR miss cycles
638 system.cpu.l2cache.ReadReq_mshr_miss_latency::total 55036408 # number of ReadReq MSHR miss cycles
639 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 860635717 # number of ReadExReq MSHR miss cycles
640 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 860635717 # number of ReadExReq MSHR miss cycles
641 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38886556 # number of demand (read+write) MSHR miss cycles
642 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 876785569 # number of demand (read+write) MSHR miss cycles
643 system.cpu.l2cache.demand_mshr_miss_latency::total 915672125 # number of demand (read+write) MSHR miss cycles
644 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38886556 # number of overall MSHR miss cycles
645 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 876785569 # number of overall MSHR miss cycles
646 system.cpu.l2cache.overall_mshr_miss_latency::total 915672125 # number of overall MSHR miss cycles
647 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.983301 # mshr miss rate for ReadReq accesses
648 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000208 # mshr miss rate for ReadReq accesses
649 system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.000709 # mshr miss rate for ReadReq accesses
650 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.352318 # mshr miss rate for ReadExReq accesses
651 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.352318 # mshr miss rate for ReadExReq accesses
652 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.983301 # mshr miss rate for demand accesses
653 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014165 # mshr miss rate for demand accesses
654 system.cpu.l2cache.demand_mshr_miss_rate::total 0.014639 # mshr miss rate for demand accesses
655 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.983301 # mshr miss rate for overall accesses
656 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014165 # mshr miss rate for overall accesses
657 system.cpu.l2cache.overall_mshr_miss_rate::total 0.014639 # mshr miss rate for overall accesses
658 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 38847.708292 # average ReadReq mshr miss latency
659 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 39009.304348 # average ReadReq mshr miss latency
660 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 38894.987986 # average ReadReq mshr miss latency
661 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 29677.093690 # average ReadExReq mshr miss latency
662 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 29677.093690 # average ReadExReq mshr miss latency
663 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 38847.708292 # average overall mshr miss latency
664 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 29808.443904 # average overall mshr miss latency
665 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 30105.938682 # average overall mshr miss latency
666 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 38847.708292 # average overall mshr miss latency
667 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 29808.443904 # average overall mshr miss latency
668 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 30105.938682 # average overall mshr miss latency
669 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
670 system.cpu.dcache.replacements 2072485 # number of replacements
671 system.cpu.dcache.tagsinuse 4072.522671 # Cycle average of tags in use
672 system.cpu.dcache.total_refs 71414123 # Total number of references to valid blocks.
673 system.cpu.dcache.sampled_refs 2076581 # Sample count of references to valid blocks.
674 system.cpu.dcache.avg_refs 34.390242 # Average number of references to valid blocks.
675 system.cpu.dcache.warmup_cycle 20537505000 # Cycle when the warmup percentage was hit.
676 system.cpu.dcache.occ_blocks::cpu.data 4072.522671 # Average occupied blocks per requestor
677 system.cpu.dcache.occ_percent::cpu.data 0.994268 # Average percentage of cache occupancy
678 system.cpu.dcache.occ_percent::total 0.994268 # Average percentage of cache occupancy
679 system.cpu.dcache.ReadReq_hits::cpu.data 40072419 # number of ReadReq hits
680 system.cpu.dcache.ReadReq_hits::total 40072419 # number of ReadReq hits
681 system.cpu.dcache.WriteReq_hits::cpu.data 31341704 # number of WriteReq hits
682 system.cpu.dcache.WriteReq_hits::total 31341704 # number of WriteReq hits
683 system.cpu.dcache.demand_hits::cpu.data 71414123 # number of demand (read+write) hits
684 system.cpu.dcache.demand_hits::total 71414123 # number of demand (read+write) hits
685 system.cpu.dcache.overall_hits::cpu.data 71414123 # number of overall hits
686 system.cpu.dcache.overall_hits::total 71414123 # number of overall hits
687 system.cpu.dcache.ReadReq_misses::cpu.data 2626925 # number of ReadReq misses
688 system.cpu.dcache.ReadReq_misses::total 2626925 # number of ReadReq misses
689 system.cpu.dcache.WriteReq_misses::cpu.data 98048 # number of WriteReq misses
690 system.cpu.dcache.WriteReq_misses::total 98048 # number of WriteReq misses
691 system.cpu.dcache.demand_misses::cpu.data 2724973 # number of demand (read+write) misses
692 system.cpu.dcache.demand_misses::total 2724973 # number of demand (read+write) misses
693 system.cpu.dcache.overall_misses::cpu.data 2724973 # number of overall misses
694 system.cpu.dcache.overall_misses::total 2724973 # number of overall misses
695 system.cpu.dcache.ReadReq_miss_latency::cpu.data 31341587500 # number of ReadReq miss cycles
696 system.cpu.dcache.ReadReq_miss_latency::total 31341587500 # number of ReadReq miss cycles
697 system.cpu.dcache.WriteReq_miss_latency::cpu.data 2106729496 # number of WriteReq miss cycles
698 system.cpu.dcache.WriteReq_miss_latency::total 2106729496 # number of WriteReq miss cycles
699 system.cpu.dcache.demand_miss_latency::cpu.data 33448316996 # number of demand (read+write) miss cycles
700 system.cpu.dcache.demand_miss_latency::total 33448316996 # number of demand (read+write) miss cycles
701 system.cpu.dcache.overall_miss_latency::cpu.data 33448316996 # number of overall miss cycles
702 system.cpu.dcache.overall_miss_latency::total 33448316996 # number of overall miss cycles
703 system.cpu.dcache.ReadReq_accesses::cpu.data 42699344 # number of ReadReq accesses(hits+misses)
704 system.cpu.dcache.ReadReq_accesses::total 42699344 # number of ReadReq accesses(hits+misses)
705 system.cpu.dcache.WriteReq_accesses::cpu.data 31439752 # number of WriteReq accesses(hits+misses)
706 system.cpu.dcache.WriteReq_accesses::total 31439752 # number of WriteReq accesses(hits+misses)
707 system.cpu.dcache.demand_accesses::cpu.data 74139096 # number of demand (read+write) accesses
708 system.cpu.dcache.demand_accesses::total 74139096 # number of demand (read+write) accesses
709 system.cpu.dcache.overall_accesses::cpu.data 74139096 # number of overall (read+write) accesses
710 system.cpu.dcache.overall_accesses::total 74139096 # number of overall (read+write) accesses
711 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.061521 # miss rate for ReadReq accesses
712 system.cpu.dcache.ReadReq_miss_rate::total 0.061521 # miss rate for ReadReq accesses
713 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003119 # miss rate for WriteReq accesses
714 system.cpu.dcache.WriteReq_miss_rate::total 0.003119 # miss rate for WriteReq accesses
715 system.cpu.dcache.demand_miss_rate::cpu.data 0.036755 # miss rate for demand accesses
716 system.cpu.dcache.demand_miss_rate::total 0.036755 # miss rate for demand accesses
717 system.cpu.dcache.overall_miss_rate::cpu.data 0.036755 # miss rate for overall accesses
718 system.cpu.dcache.overall_miss_rate::total 0.036755 # miss rate for overall accesses
719 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11930.903052 # average ReadReq miss latency
720 system.cpu.dcache.ReadReq_avg_miss_latency::total 11930.903052 # average ReadReq miss latency
721 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21486.715649 # average WriteReq miss latency
722 system.cpu.dcache.WriteReq_avg_miss_latency::total 21486.715649 # average WriteReq miss latency
723 system.cpu.dcache.demand_avg_miss_latency::cpu.data 12274.733363 # average overall miss latency
724 system.cpu.dcache.demand_avg_miss_latency::total 12274.733363 # average overall miss latency
725 system.cpu.dcache.overall_avg_miss_latency::cpu.data 12274.733363 # average overall miss latency
726 system.cpu.dcache.overall_avg_miss_latency::total 12274.733363 # average overall miss latency
727 system.cpu.dcache.blocked_cycles::no_mshrs 32679 # number of cycles access was blocked
728 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
729 system.cpu.dcache.blocked::no_mshrs 9497 # number of cycles access was blocked
730 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
731 system.cpu.dcache.avg_blocked_cycles::no_mshrs 3.440981 # average number of cycles each access was blocked
732 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
733 system.cpu.dcache.fast_writes 0 # number of fast writes performed
734 system.cpu.dcache.cache_copies 0 # number of cache copies performed
735 system.cpu.dcache.writebacks::writebacks 2066867 # number of writebacks
736 system.cpu.dcache.writebacks::total 2066867 # number of writebacks
737 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 632543 # number of ReadReq MSHR hits
738 system.cpu.dcache.ReadReq_mshr_hits::total 632543 # number of ReadReq MSHR hits
739 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 15848 # number of WriteReq MSHR hits
740 system.cpu.dcache.WriteReq_mshr_hits::total 15848 # number of WriteReq MSHR hits
741 system.cpu.dcache.demand_mshr_hits::cpu.data 648391 # number of demand (read+write) MSHR hits
742 system.cpu.dcache.demand_mshr_hits::total 648391 # number of demand (read+write) MSHR hits
743 system.cpu.dcache.overall_mshr_hits::cpu.data 648391 # number of overall MSHR hits
744 system.cpu.dcache.overall_mshr_hits::total 648391 # number of overall MSHR hits
745 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1994382 # number of ReadReq MSHR misses
746 system.cpu.dcache.ReadReq_mshr_misses::total 1994382 # number of ReadReq MSHR misses
747 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82200 # number of WriteReq MSHR misses
748 system.cpu.dcache.WriteReq_mshr_misses::total 82200 # number of WriteReq MSHR misses
749 system.cpu.dcache.demand_mshr_misses::cpu.data 2076582 # number of demand (read+write) MSHR misses
750 system.cpu.dcache.demand_mshr_misses::total 2076582 # number of demand (read+write) MSHR misses
751 system.cpu.dcache.overall_mshr_misses::cpu.data 2076582 # number of overall MSHR misses
752 system.cpu.dcache.overall_mshr_misses::total 2076582 # number of overall MSHR misses
753 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21987816500 # number of ReadReq MSHR miss cycles
754 system.cpu.dcache.ReadReq_mshr_miss_latency::total 21987816500 # number of ReadReq MSHR miss cycles
755 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1833120496 # number of WriteReq MSHR miss cycles
756 system.cpu.dcache.WriteReq_mshr_miss_latency::total 1833120496 # number of WriteReq MSHR miss cycles
757 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 23820936996 # number of demand (read+write) MSHR miss cycles
758 system.cpu.dcache.demand_mshr_miss_latency::total 23820936996 # number of demand (read+write) MSHR miss cycles
759 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 23820936996 # number of overall MSHR miss cycles
760 system.cpu.dcache.overall_mshr_miss_latency::total 23820936996 # number of overall MSHR miss cycles
761 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.046708 # mshr miss rate for ReadReq accesses
762 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.046708 # mshr miss rate for ReadReq accesses
763 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002615 # mshr miss rate for WriteReq accesses
764 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002615 # mshr miss rate for WriteReq accesses
765 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.028009 # mshr miss rate for demand accesses
766 system.cpu.dcache.demand_mshr_miss_rate::total 0.028009 # mshr miss rate for demand accesses
767 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.028009 # mshr miss rate for overall accesses
768 system.cpu.dcache.overall_mshr_miss_rate::total 0.028009 # mshr miss rate for overall accesses
769 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11024.877130 # average ReadReq mshr miss latency
770 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11024.877130 # average ReadReq mshr miss latency
771 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22300.735961 # average WriteReq mshr miss latency
772 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22300.735961 # average WriteReq mshr miss latency
773 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11471.223865 # average overall mshr miss latency
774 system.cpu.dcache.demand_avg_mshr_miss_latency::total 11471.223865 # average overall mshr miss latency
775 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11471.223865 # average overall mshr miss latency
776 system.cpu.dcache.overall_avg_mshr_miss_latency::total 11471.223865 # average overall mshr miss latency
777 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
779 ---------- End Simulation Statistics ----------
projects / gem5.git / blob