2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.455813 # Number of seconds simulated
4 sim_ticks 455813328500 # Number of ticks simulated
5 final_tick 455813328500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 110548 # Simulator instruction rate (inst/s)
8 host_op_rate 204416 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 60939389 # Simulator tick rate (ticks/s)
10 host_mem_usage 266636 # Number of bytes of host memory used
11 host_seconds 7479.78 # Real time elapsed on the host
12 sim_insts 826877144 # Number of instructions simulated
13 sim_ops 1528988756 # Number of ops (including micro ops) simulated
14 system.physmem.bytes_read::cpu.inst 220672 # Number of bytes read from this memory
15 system.physmem.bytes_read::cpu.data 27604992 # Number of bytes read from this memory
16 system.physmem.bytes_read::total 27825664 # Number of bytes read from this memory
17 system.physmem.bytes_inst_read::cpu.inst 220672 # Number of instructions bytes read from this memory
18 system.physmem.bytes_inst_read::total 220672 # Number of instructions bytes read from this memory
19 system.physmem.bytes_written::writebacks 20791296 # Number of bytes written to this memory
20 system.physmem.bytes_written::total 20791296 # Number of bytes written to this memory
21 system.physmem.num_reads::cpu.inst 3448 # Number of read requests responded to by this memory
22 system.physmem.num_reads::cpu.data 431328 # Number of read requests responded to by this memory
23 system.physmem.num_reads::total 434776 # Number of read requests responded to by this memory
24 system.physmem.num_writes::writebacks 324864 # Number of write requests responded to by this memory
25 system.physmem.num_writes::total 324864 # Number of write requests responded to by this memory
26 system.physmem.bw_read::cpu.inst 484128 # Total read bandwidth from this memory (bytes/s)
27 system.physmem.bw_read::cpu.data 60562055 # Total read bandwidth from this memory (bytes/s)
28 system.physmem.bw_read::total 61046183 # Total read bandwidth from this memory (bytes/s)
29 system.physmem.bw_inst_read::cpu.inst 484128 # Instruction read bandwidth from this memory (bytes/s)
30 system.physmem.bw_inst_read::total 484128 # Instruction read bandwidth from this memory (bytes/s)
31 system.physmem.bw_write::writebacks 45613620 # Write bandwidth from this memory (bytes/s)
32 system.physmem.bw_write::total 45613620 # Write bandwidth from this memory (bytes/s)
33 system.physmem.bw_total::writebacks 45613620 # Total bandwidth to/from this memory (bytes/s)
34 system.physmem.bw_total::cpu.inst 484128 # Total bandwidth to/from this memory (bytes/s)
35 system.physmem.bw_total::cpu.data 60562055 # Total bandwidth to/from this memory (bytes/s)
36 system.physmem.bw_total::total 106659803 # Total bandwidth to/from this memory (bytes/s)
37 system.cpu.workload.num_syscalls 551 # Number of system calls
38 system.cpu.numCycles 911626658 # number of cpu cycles simulated
39 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
40 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
41 system.cpu.BPredUnit.lookups 225614318 # Number of BP lookups
42 system.cpu.BPredUnit.condPredicted 225614318 # Number of conditional branches predicted
43 system.cpu.BPredUnit.condIncorrect 14285714 # Number of conditional branches incorrect
44 system.cpu.BPredUnit.BTBLookups 160541063 # Number of BTB lookups
45 system.cpu.BPredUnit.BTBHits 155870604 # Number of BTB hits
46 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
47 system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
48 system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
49 system.cpu.fetch.icacheStallCycles 191565109 # Number of cycles fetch is stalled on an Icache miss
50 system.cpu.fetch.Insts 1263061891 # Number of instructions fetch has processed
51 system.cpu.fetch.Branches 225614318 # Number of branches that fetch encountered
52 system.cpu.fetch.predictedBranches 155870604 # Number of branches that fetch has predicted taken
53 system.cpu.fetch.Cycles 392054994 # Number of cycles fetch has run and was not squashing or blocked
54 system.cpu.fetch.SquashCycles 98473885 # Number of cycles fetch has spent squashing
55 system.cpu.fetch.BlockedCycles 230412581 # Number of cycles fetch has spent blocked
56 system.cpu.fetch.MiscStallCycles 25920 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
57 system.cpu.fetch.PendingTrapStallCycles 273577 # Number of stall cycles due to pending traps
58 system.cpu.fetch.CacheLines 183478574 # Number of cache lines fetched
59 system.cpu.fetch.IcacheSquashes 3652581 # Number of outstanding Icache misses that were squashed
60 system.cpu.fetch.rateDist::samples 898267437 # Number of instructions fetched each cycle (Total)
61 system.cpu.fetch.rateDist::mean 2.606318 # Number of instructions fetched each cycle (Total)
62 system.cpu.fetch.rateDist::stdev 3.392133 # Number of instructions fetched each cycle (Total)
63 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
64 system.cpu.fetch.rateDist::0 510675527 56.85% 56.85% # Number of instructions fetched each cycle (Total)
65 system.cpu.fetch.rateDist::1 25992328 2.89% 59.74% # Number of instructions fetched each cycle (Total)
66 system.cpu.fetch.rateDist::2 29100733 3.24% 62.98% # Number of instructions fetched each cycle (Total)
67 system.cpu.fetch.rateDist::3 30303597 3.37% 66.36% # Number of instructions fetched each cycle (Total)
68 system.cpu.fetch.rateDist::4 19641643 2.19% 68.54% # Number of instructions fetched each cycle (Total)
69 system.cpu.fetch.rateDist::5 25615145 2.85% 71.40% # Number of instructions fetched each cycle (Total)
70 system.cpu.fetch.rateDist::6 32617140 3.63% 75.03% # Number of instructions fetched each cycle (Total)
71 system.cpu.fetch.rateDist::7 30849776 3.43% 78.46% # Number of instructions fetched each cycle (Total)
72 system.cpu.fetch.rateDist::8 193471548 21.54% 100.00% # Number of instructions fetched each cycle (Total)
73 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
74 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
75 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
76 system.cpu.fetch.rateDist::total 898267437 # Number of instructions fetched each cycle (Total)
77 system.cpu.fetch.branchRate 0.247485 # Number of branch fetches per cycle
78 system.cpu.fetch.rate 1.385503 # Number of inst fetches per cycle
79 system.cpu.decode.IdleCycles 252696641 # Number of cycles decode is idle
80 system.cpu.decode.BlockedCycles 182534450 # Number of cycles decode is blocked
81 system.cpu.decode.RunCycles 330171612 # Number of cycles decode is running
82 system.cpu.decode.UnblockCycles 48929478 # Number of cycles decode is unblocking
83 system.cpu.decode.SquashCycles 83935256 # Number of cycles decode is squashing
84 system.cpu.decode.DecodedInsts 2290198570 # Number of instructions handled by decode
85 system.cpu.decode.SquashedInsts 4 # Number of squashed instructions handled by decode
86 system.cpu.rename.SquashCycles 83935256 # Number of cycles rename is squashing
87 system.cpu.rename.IdleCycles 289311592 # Number of cycles rename is idle
88 system.cpu.rename.BlockCycles 40780199 # Number of cycles rename is blocking
89 system.cpu.rename.serializeStallCycles 14639 # count of cycles rename stalled for serializing inst
90 system.cpu.rename.RunCycles 340344585 # Number of cycles rename is running
91 system.cpu.rename.UnblockCycles 143881166 # Number of cycles rename is unblocking
92 system.cpu.rename.RenamedInsts 2240282902 # Number of instructions processed by rename
93 system.cpu.rename.ROBFullEvents 2186 # Number of times rename has blocked due to ROB full
94 system.cpu.rename.IQFullEvents 22940117 # Number of times rename has blocked due to IQ full
95 system.cpu.rename.LSQFullEvents 103602655 # Number of times rename has blocked due to LSQ full
96 system.cpu.rename.FullRegisterEvents 11705 # Number of times there has been no free registers
97 system.cpu.rename.RenamedOperands 2887046684 # Number of destination operands rename has renamed
98 system.cpu.rename.RenameLookups 6493129070 # Number of register rename lookups that rename has made
99 system.cpu.rename.int_rename_lookups 6492267923 # Number of integer rename lookups
100 system.cpu.rename.fp_rename_lookups 861147 # Number of floating rename lookups
101 system.cpu.rename.CommittedMaps 1993077484 # Number of HB maps that are committed
102 system.cpu.rename.UndoneMaps 893969200 # Number of HB maps that are undone due to squashing
103 system.cpu.rename.serializingInsts 1261 # count of serializing insts renamed
104 system.cpu.rename.tempSerializingInsts 1244 # count of temporary serializing insts renamed
105 system.cpu.rename.skidInsts 345524950 # count of insts added to the skid buffer
106 system.cpu.memDep0.insertedLoads 540216674 # Number of loads inserted to the mem dependence unit.
107 system.cpu.memDep0.insertedStores 217364695 # Number of stores inserted to the mem dependence unit.
108 system.cpu.memDep0.conflictingLoads 216116185 # Number of conflicting loads.
109 system.cpu.memDep0.conflictingStores 63552241 # Number of conflicting stores.
110 system.cpu.iq.iqInstsAdded 2143188368 # Number of instructions added to the IQ (excludes non-spec)
111 system.cpu.iq.iqNonSpecInstsAdded 61311 # Number of non-speculative instructions added to the IQ
112 system.cpu.iq.iqInstsIssued 1846653007 # Number of instructions issued
113 system.cpu.iq.iqSquashedInstsIssued 1596963 # Number of squashed instructions issued
114 system.cpu.iq.iqSquashedInstsExamined 612532438 # Number of squashed instructions iterated over during squash; mainly for profiling
115 system.cpu.iq.iqSquashedOperandsExamined 1230905034 # Number of squashed operands that are examined and possibly removed from graph
116 system.cpu.iq.iqSquashedNonSpecRemoved 60758 # Number of squashed non-spec instructions that were removed
117 system.cpu.iq.issued_per_cycle::samples 898267437 # Number of insts issued each cycle
118 system.cpu.iq.issued_per_cycle::mean 2.055794 # Number of insts issued each cycle
119 system.cpu.iq.issued_per_cycle::stdev 1.806511 # Number of insts issued each cycle
120 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
121 system.cpu.iq.issued_per_cycle::0 244119309 27.18% 27.18% # Number of insts issued each cycle
122 system.cpu.iq.issued_per_cycle::1 156083539 17.38% 44.55% # Number of insts issued each cycle
123 system.cpu.iq.issued_per_cycle::2 150204364 16.72% 61.27% # Number of insts issued each cycle
124 system.cpu.iq.issued_per_cycle::3 147125554 16.38% 77.65% # Number of insts issued each cycle
125 system.cpu.iq.issued_per_cycle::4 103909500 11.57% 89.22% # Number of insts issued each cycle
126 system.cpu.iq.issued_per_cycle::5 58948328 6.56% 95.78% # Number of insts issued each cycle
127 system.cpu.iq.issued_per_cycle::6 27781277 3.09% 98.88% # Number of insts issued each cycle
128 system.cpu.iq.issued_per_cycle::7 9047752 1.01% 99.88% # Number of insts issued each cycle
129 system.cpu.iq.issued_per_cycle::8 1047814 0.12% 100.00% # Number of insts issued each cycle
130 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
131 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
132 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
133 system.cpu.iq.issued_per_cycle::total 898267437 # Number of insts issued each cycle
134 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
135 system.cpu.iq.fu_full::IntAlu 2653512 16.69% 16.69% # attempts to use FU when none available
136 system.cpu.iq.fu_full::IntMult 0 0.00% 16.69% # attempts to use FU when none available
137 system.cpu.iq.fu_full::IntDiv 0 0.00% 16.69% # attempts to use FU when none available
138 system.cpu.iq.fu_full::FloatAdd 0 0.00% 16.69% # attempts to use FU when none available
139 system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.69% # attempts to use FU when none available
140 system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.69% # attempts to use FU when none available
141 system.cpu.iq.fu_full::FloatMult 0 0.00% 16.69% # attempts to use FU when none available
142 system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.69% # attempts to use FU when none available
143 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.69% # attempts to use FU when none available
144 system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.69% # attempts to use FU when none available
145 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.69% # attempts to use FU when none available
146 system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.69% # attempts to use FU when none available
147 system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.69% # attempts to use FU when none available
148 system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.69% # attempts to use FU when none available
149 system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.69% # attempts to use FU when none available
150 system.cpu.iq.fu_full::SimdMult 0 0.00% 16.69% # attempts to use FU when none available
151 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.69% # attempts to use FU when none available
152 system.cpu.iq.fu_full::SimdShift 0 0.00% 16.69% # attempts to use FU when none available
153 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.69% # attempts to use FU when none available
154 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.69% # attempts to use FU when none available
155 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.69% # attempts to use FU when none available
156 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.69% # attempts to use FU when none available
157 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.69% # attempts to use FU when none available
158 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.69% # attempts to use FU when none available
159 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.69% # attempts to use FU when none available
160 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.69% # attempts to use FU when none available
161 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.69% # attempts to use FU when none available
162 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.69% # attempts to use FU when none available
163 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.69% # attempts to use FU when none available
164 system.cpu.iq.fu_full::MemRead 10033753 63.11% 79.79% # attempts to use FU when none available
165 system.cpu.iq.fu_full::MemWrite 3212720 20.21% 100.00% # attempts to use FU when none available
166 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
167 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
168 system.cpu.iq.FU_type_0::No_OpClass 2721869 0.15% 0.15% # Type of FU issued
169 system.cpu.iq.FU_type_0::IntAlu 1219400147 66.03% 66.18% # Type of FU issued
170 system.cpu.iq.FU_type_0::IntMult 0 0.00% 66.18% # Type of FU issued
171 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.18% # Type of FU issued
172 system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 66.18% # Type of FU issued
173 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.18% # Type of FU issued
174 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.18% # Type of FU issued
175 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.18% # Type of FU issued
176 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.18% # Type of FU issued
177 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.18% # Type of FU issued
178 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.18% # Type of FU issued
179 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.18% # Type of FU issued
180 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.18% # Type of FU issued
181 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.18% # Type of FU issued
182 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.18% # Type of FU issued
183 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.18% # Type of FU issued
184 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.18% # Type of FU issued
185 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.18% # Type of FU issued
186 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.18% # Type of FU issued
187 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.18% # Type of FU issued
188 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.18% # Type of FU issued
189 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.18% # Type of FU issued
190 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.18% # Type of FU issued
191 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.18% # Type of FU issued
192 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.18% # Type of FU issued
193 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.18% # Type of FU issued
194 system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.18% # Type of FU issued
195 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.18% # Type of FU issued
196 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.18% # Type of FU issued
197 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.18% # Type of FU issued
198 system.cpu.iq.FU_type_0::MemRead 447092064 24.21% 90.39% # Type of FU issued
199 system.cpu.iq.FU_type_0::MemWrite 177438927 9.61% 100.00% # Type of FU issued
200 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
201 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
202 system.cpu.iq.FU_type_0::total 1846653007 # Type of FU issued
203 system.cpu.iq.rate 2.025668 # Inst issue rate
204 system.cpu.iq.fu_busy_cnt 15899985 # FU busy when requested
205 system.cpu.iq.fu_busy_rate 0.008610 # FU busy rate (busy events/executed inst)
206 system.cpu.iq.int_inst_queue_reads 4609062574 # Number of integer instruction queue reads
207 system.cpu.iq.int_inst_queue_writes 2755747075 # Number of integer instruction queue writes
208 system.cpu.iq.int_inst_queue_wakeup_accesses 1806129295 # Number of integer instruction queue wakeup accesses
209 system.cpu.iq.fp_inst_queue_reads 7825 # Number of floating instruction queue reads
210 system.cpu.iq.fp_inst_queue_writes 296338 # Number of floating instruction queue writes
211 system.cpu.iq.fp_inst_queue_wakeup_accesses 285 # Number of floating instruction queue wakeup accesses
212 system.cpu.iq.int_alu_accesses 1859828366 # Number of integer alu accesses
213 system.cpu.iq.fp_alu_accesses 2757 # Number of floating point alu accesses
214 system.cpu.iew.lsq.thread0.forwLoads 167960734 # Number of loads that had data forwarded from stores
215 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
216 system.cpu.iew.lsq.thread0.squashedLoads 156114514 # Number of loads squashed
217 system.cpu.iew.lsq.thread0.ignoredResponses 428176 # Number of memory responses ignored because the instruction is squashed
218 system.cpu.iew.lsq.thread0.memOrderViolation 272950 # Number of memory ordering violations
219 system.cpu.iew.lsq.thread0.squashedStores 68204770 # Number of stores squashed
220 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
221 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
222 system.cpu.iew.lsq.thread0.rescheduledLoads 6724 # Number of loads that were rescheduled
223 system.cpu.iew.lsq.thread0.cacheBlocked 7 # Number of times an access to memory failed due to the cache being blocked
224 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
225 system.cpu.iew.iewSquashCycles 83935256 # Number of cycles IEW is squashing
226 system.cpu.iew.iewBlockCycles 5705090 # Number of cycles IEW is blocking
227 system.cpu.iew.iewUnblockCycles 1089193 # Number of cycles IEW is unblocking
228 system.cpu.iew.iewDispatchedInsts 2143249679 # Number of instructions dispatched to IQ
229 system.cpu.iew.iewDispSquashedInsts 2772043 # Number of squashed instructions skipped by dispatch
230 system.cpu.iew.iewDispLoadInsts 540216674 # Number of dispatched load instructions
231 system.cpu.iew.iewDispStoreInsts 217364955 # Number of dispatched store instructions
232 system.cpu.iew.iewDispNonSpecInsts 5665 # Number of dispatched non-speculative instructions
233 system.cpu.iew.iewIQFullEvents 876205 # Number of times the IQ has become full, causing a stall
234 system.cpu.iew.iewLSQFullEvents 14852 # Number of times the LSQ has become full, causing a stall
235 system.cpu.iew.memOrderViolationEvents 272950 # Number of memory order violations
236 system.cpu.iew.predictedTakenIncorrect 10085276 # Number of branches that were predicted taken incorrectly
237 system.cpu.iew.predictedNotTakenIncorrect 5239623 # Number of branches that were predicted not taken incorrectly
238 system.cpu.iew.branchMispredicts 15324899 # Number of branch mispredicts detected at execute
239 system.cpu.iew.iewExecutedInsts 1818663600 # Number of executed instructions
240 system.cpu.iew.iewExecLoadInsts 438639718 # Number of load instructions executed
241 system.cpu.iew.iewExecSquashedInsts 27989407 # Number of squashed instructions skipped in execute
242 system.cpu.iew.exec_swp 0 # number of swp insts executed
243 system.cpu.iew.exec_nop 0 # number of nop insts executed
244 system.cpu.iew.exec_refs 610490535 # number of memory reference insts executed
245 system.cpu.iew.exec_branches 170808194 # Number of branches executed
246 system.cpu.iew.exec_stores 171850817 # Number of stores executed
247 system.cpu.iew.exec_rate 1.994965 # Inst execution rate
248 system.cpu.iew.wb_sent 1813450071 # cumulative count of insts sent to commit
249 system.cpu.iew.wb_count 1806129580 # cumulative count of insts written-back
250 system.cpu.iew.wb_producers 1379661197 # num instructions producing a value
251 system.cpu.iew.wb_consumers 2939711936 # num instructions consuming a value
252 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
253 system.cpu.iew.wb_rate 1.981216 # insts written-back per cycle
254 system.cpu.iew.wb_fanout 0.469319 # average fanout of values written-back
255 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
256 system.cpu.commit.commitCommittedInsts 826877144 # The number of committed instructions
257 system.cpu.commit.commitCommittedOps 1528988756 # The number of committed instructions
258 system.cpu.commit.commitSquashedInsts 614283465 # The number of squashed insts skipped by commit
259 system.cpu.commit.commitNonSpecStalls 553 # The number of times commit has been forced to stall to communicate backwards
260 system.cpu.commit.branchMispredicts 14312346 # The number of times a branch was mispredicted
261 system.cpu.commit.committed_per_cycle::samples 814332181 # Number of insts commited each cycle
262 system.cpu.commit.committed_per_cycle::mean 1.877598 # Number of insts commited each cycle
263 system.cpu.commit.committed_per_cycle::stdev 2.330573 # Number of insts commited each cycle
264 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
265 system.cpu.commit.committed_per_cycle::0 298731075 36.68% 36.68% # Number of insts commited each cycle
266 system.cpu.commit.committed_per_cycle::1 203556250 25.00% 61.68% # Number of insts commited each cycle
267 system.cpu.commit.committed_per_cycle::2 73630894 9.04% 70.72% # Number of insts commited each cycle
268 system.cpu.commit.committed_per_cycle::3 94876671 11.65% 82.37% # Number of insts commited each cycle
269 system.cpu.commit.committed_per_cycle::4 30957165 3.80% 86.18% # Number of insts commited each cycle
270 system.cpu.commit.committed_per_cycle::5 28752943 3.53% 89.71% # Number of insts commited each cycle
271 system.cpu.commit.committed_per_cycle::6 16466236 2.02% 91.73% # Number of insts commited each cycle
272 system.cpu.commit.committed_per_cycle::7 11737662 1.44% 93.17% # Number of insts commited each cycle
273 system.cpu.commit.committed_per_cycle::8 55623285 6.83% 100.00% # Number of insts commited each cycle
274 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
275 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
276 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
277 system.cpu.commit.committed_per_cycle::total 814332181 # Number of insts commited each cycle
278 system.cpu.commit.committedInsts 826877144 # Number of instructions committed
279 system.cpu.commit.committedOps 1528988756 # Number of ops (including micro ops) committed
280 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
281 system.cpu.commit.refs 533262345 # Number of memory references committed
282 system.cpu.commit.loads 384102160 # Number of loads committed
283 system.cpu.commit.membars 0 # Number of memory barriers committed
284 system.cpu.commit.branches 149758588 # Number of branches committed
285 system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
286 system.cpu.commit.int_insts 1528317614 # Number of committed integer instructions.
287 system.cpu.commit.function_calls 0 # Number of function calls committed.
288 system.cpu.commit.bw_lim_events 55623285 # number cycles where commit BW limit reached
289 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
290 system.cpu.rob.rob_reads 2901981117 # The number of ROB reads
291 system.cpu.rob.rob_writes 4370596606 # The number of ROB writes
292 system.cpu.timesIdled 304669 # Number of times that the entire CPU went into an idle state and unscheduled itself
293 system.cpu.idleCycles 13359221 # Total number of cycles that the CPU has spent unscheduled due to idling
294 system.cpu.committedInsts 826877144 # Number of Instructions Simulated
295 system.cpu.committedOps 1528988756 # Number of Ops (including micro ops) Simulated
296 system.cpu.committedInsts_total 826877144 # Number of Instructions Simulated
297 system.cpu.cpi 1.102493 # CPI: Cycles Per Instruction
298 system.cpu.cpi_total 1.102493 # CPI: Total CPI of All Threads
299 system.cpu.ipc 0.907035 # IPC: Instructions Per Cycle
300 system.cpu.ipc_total 0.907035 # IPC: Total IPC of All Threads
301 system.cpu.int_regfile_reads 4004133317 # number of integer regfile reads
302 system.cpu.int_regfile_writes 2286262019 # number of integer regfile writes
303 system.cpu.fp_regfile_reads 284 # number of floating regfile reads
304 system.cpu.fp_regfile_writes 1 # number of floating regfile writes
305 system.cpu.misc_regfile_reads 1001892809 # number of misc regfile reads
306 system.cpu.icache.replacements 5521 # number of replacements
307 system.cpu.icache.tagsinuse 1042.048866 # Cycle average of tags in use
308 system.cpu.icache.total_refs 183243707 # Total number of references to valid blocks.
309 system.cpu.icache.sampled_refs 7141 # Sample count of references to valid blocks.
310 system.cpu.icache.avg_refs 25660.790786 # Average number of references to valid blocks.
311 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
312 system.cpu.icache.occ_blocks::cpu.inst 1042.048866 # Average occupied blocks per requestor
313 system.cpu.icache.occ_percent::cpu.inst 0.508813 # Average percentage of cache occupancy
314 system.cpu.icache.occ_percent::total 0.508813 # Average percentage of cache occupancy
315 system.cpu.icache.ReadReq_hits::cpu.inst 183260633 # number of ReadReq hits
316 system.cpu.icache.ReadReq_hits::total 183260633 # number of ReadReq hits
317 system.cpu.icache.demand_hits::cpu.inst 183260633 # number of demand (read+write) hits
318 system.cpu.icache.demand_hits::total 183260633 # number of demand (read+write) hits
319 system.cpu.icache.overall_hits::cpu.inst 183260633 # number of overall hits
320 system.cpu.icache.overall_hits::total 183260633 # number of overall hits
321 system.cpu.icache.ReadReq_misses::cpu.inst 217941 # number of ReadReq misses
322 system.cpu.icache.ReadReq_misses::total 217941 # number of ReadReq misses
323 system.cpu.icache.demand_misses::cpu.inst 217941 # number of demand (read+write) misses
324 system.cpu.icache.demand_misses::total 217941 # number of demand (read+write) misses
325 system.cpu.icache.overall_misses::cpu.inst 217941 # number of overall misses
326 system.cpu.icache.overall_misses::total 217941 # number of overall misses
327 system.cpu.icache.ReadReq_miss_latency::cpu.inst 1509664000 # number of ReadReq miss cycles
328 system.cpu.icache.ReadReq_miss_latency::total 1509664000 # number of ReadReq miss cycles
329 system.cpu.icache.demand_miss_latency::cpu.inst 1509664000 # number of demand (read+write) miss cycles
330 system.cpu.icache.demand_miss_latency::total 1509664000 # number of demand (read+write) miss cycles
331 system.cpu.icache.overall_miss_latency::cpu.inst 1509664000 # number of overall miss cycles
332 system.cpu.icache.overall_miss_latency::total 1509664000 # number of overall miss cycles
333 system.cpu.icache.ReadReq_accesses::cpu.inst 183478574 # number of ReadReq accesses(hits+misses)
334 system.cpu.icache.ReadReq_accesses::total 183478574 # number of ReadReq accesses(hits+misses)
335 system.cpu.icache.demand_accesses::cpu.inst 183478574 # number of demand (read+write) accesses
336 system.cpu.icache.demand_accesses::total 183478574 # number of demand (read+write) accesses
337 system.cpu.icache.overall_accesses::cpu.inst 183478574 # number of overall (read+write) accesses
338 system.cpu.icache.overall_accesses::total 183478574 # number of overall (read+write) accesses
339 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001188 # miss rate for ReadReq accesses
340 system.cpu.icache.ReadReq_miss_rate::total 0.001188 # miss rate for ReadReq accesses
341 system.cpu.icache.demand_miss_rate::cpu.inst 0.001188 # miss rate for demand accesses
342 system.cpu.icache.demand_miss_rate::total 0.001188 # miss rate for demand accesses
343 system.cpu.icache.overall_miss_rate::cpu.inst 0.001188 # miss rate for overall accesses
344 system.cpu.icache.overall_miss_rate::total 0.001188 # miss rate for overall accesses
345 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6926.938942 # average ReadReq miss latency
346 system.cpu.icache.ReadReq_avg_miss_latency::total 6926.938942 # average ReadReq miss latency
347 system.cpu.icache.demand_avg_miss_latency::cpu.inst 6926.938942 # average overall miss latency
348 system.cpu.icache.demand_avg_miss_latency::total 6926.938942 # average overall miss latency
349 system.cpu.icache.overall_avg_miss_latency::cpu.inst 6926.938942 # average overall miss latency
350 system.cpu.icache.overall_avg_miss_latency::total 6926.938942 # average overall miss latency
351 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
352 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
353 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
354 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
355 system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
356 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
357 system.cpu.icache.fast_writes 0 # number of fast writes performed
358 system.cpu.icache.cache_copies 0 # number of cache copies performed
359 system.cpu.icache.writebacks::writebacks 8 # number of writebacks
360 system.cpu.icache.writebacks::total 8 # number of writebacks
361 system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1622 # number of ReadReq MSHR hits
362 system.cpu.icache.ReadReq_mshr_hits::total 1622 # number of ReadReq MSHR hits
363 system.cpu.icache.demand_mshr_hits::cpu.inst 1622 # number of demand (read+write) MSHR hits
364 system.cpu.icache.demand_mshr_hits::total 1622 # number of demand (read+write) MSHR hits
365 system.cpu.icache.overall_mshr_hits::cpu.inst 1622 # number of overall MSHR hits
366 system.cpu.icache.overall_mshr_hits::total 1622 # number of overall MSHR hits
367 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 216319 # number of ReadReq MSHR misses
368 system.cpu.icache.ReadReq_mshr_misses::total 216319 # number of ReadReq MSHR misses
369 system.cpu.icache.demand_mshr_misses::cpu.inst 216319 # number of demand (read+write) MSHR misses
370 system.cpu.icache.demand_mshr_misses::total 216319 # number of demand (read+write) MSHR misses
371 system.cpu.icache.overall_mshr_misses::cpu.inst 216319 # number of overall MSHR misses
372 system.cpu.icache.overall_mshr_misses::total 216319 # number of overall MSHR misses
373 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 823021000 # number of ReadReq MSHR miss cycles
374 system.cpu.icache.ReadReq_mshr_miss_latency::total 823021000 # number of ReadReq MSHR miss cycles
375 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 823021000 # number of demand (read+write) MSHR miss cycles
376 system.cpu.icache.demand_mshr_miss_latency::total 823021000 # number of demand (read+write) MSHR miss cycles
377 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 823021000 # number of overall MSHR miss cycles
378 system.cpu.icache.overall_mshr_miss_latency::total 823021000 # number of overall MSHR miss cycles
379 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001179 # mshr miss rate for ReadReq accesses
380 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001179 # mshr miss rate for ReadReq accesses
381 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001179 # mshr miss rate for demand accesses
382 system.cpu.icache.demand_mshr_miss_rate::total 0.001179 # mshr miss rate for demand accesses
383 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001179 # mshr miss rate for overall accesses
384 system.cpu.icache.overall_mshr_miss_rate::total 0.001179 # mshr miss rate for overall accesses
385 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 3804.663483 # average ReadReq mshr miss latency
386 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 3804.663483 # average ReadReq mshr miss latency
387 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 3804.663483 # average overall mshr miss latency
388 system.cpu.icache.demand_avg_mshr_miss_latency::total 3804.663483 # average overall mshr miss latency
389 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 3804.663483 # average overall mshr miss latency
390 system.cpu.icache.overall_avg_mshr_miss_latency::total 3804.663483 # average overall mshr miss latency
391 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
392 system.cpu.dcache.replacements 2527069 # number of replacements
393 system.cpu.dcache.tagsinuse 4086.938445 # Cycle average of tags in use
394 system.cpu.dcache.total_refs 415239447 # Total number of references to valid blocks.
395 system.cpu.dcache.sampled_refs 2531165 # Sample count of references to valid blocks.
396 system.cpu.dcache.avg_refs 164.050722 # Average number of references to valid blocks.
397 system.cpu.dcache.warmup_cycle 2117139000 # Cycle when the warmup percentage was hit.
398 system.cpu.dcache.occ_blocks::cpu.data 4086.938445 # Average occupied blocks per requestor
399 system.cpu.dcache.occ_percent::cpu.data 0.997788 # Average percentage of cache occupancy
400 system.cpu.dcache.occ_percent::total 0.997788 # Average percentage of cache occupancy
401 system.cpu.dcache.ReadReq_hits::cpu.data 266396251 # number of ReadReq hits
402 system.cpu.dcache.ReadReq_hits::total 266396251 # number of ReadReq hits
403 system.cpu.dcache.WriteReq_hits::cpu.data 148172005 # number of WriteReq hits
404 system.cpu.dcache.WriteReq_hits::total 148172005 # number of WriteReq hits
405 system.cpu.dcache.demand_hits::cpu.data 414568256 # number of demand (read+write) hits
406 system.cpu.dcache.demand_hits::total 414568256 # number of demand (read+write) hits
407 system.cpu.dcache.overall_hits::cpu.data 414568256 # number of overall hits
408 system.cpu.dcache.overall_hits::total 414568256 # number of overall hits
409 system.cpu.dcache.ReadReq_misses::cpu.data 2642162 # number of ReadReq misses
410 system.cpu.dcache.ReadReq_misses::total 2642162 # number of ReadReq misses
411 system.cpu.dcache.WriteReq_misses::cpu.data 988196 # number of WriteReq misses
412 system.cpu.dcache.WriteReq_misses::total 988196 # number of WriteReq misses
413 system.cpu.dcache.demand_misses::cpu.data 3630358 # number of demand (read+write) misses
414 system.cpu.dcache.demand_misses::total 3630358 # number of demand (read+write) misses
415 system.cpu.dcache.overall_misses::cpu.data 3630358 # number of overall misses
416 system.cpu.dcache.overall_misses::total 3630358 # number of overall misses
417 system.cpu.dcache.ReadReq_miss_latency::cpu.data 33785416000 # number of ReadReq miss cycles
418 system.cpu.dcache.ReadReq_miss_latency::total 33785416000 # number of ReadReq miss cycles
419 system.cpu.dcache.WriteReq_miss_latency::cpu.data 18850913500 # number of WriteReq miss cycles
420 system.cpu.dcache.WriteReq_miss_latency::total 18850913500 # number of WriteReq miss cycles
421 system.cpu.dcache.demand_miss_latency::cpu.data 52636329500 # number of demand (read+write) miss cycles
422 system.cpu.dcache.demand_miss_latency::total 52636329500 # number of demand (read+write) miss cycles
423 system.cpu.dcache.overall_miss_latency::cpu.data 52636329500 # number of overall miss cycles
424 system.cpu.dcache.overall_miss_latency::total 52636329500 # number of overall miss cycles
425 system.cpu.dcache.ReadReq_accesses::cpu.data 269038413 # number of ReadReq accesses(hits+misses)
426 system.cpu.dcache.ReadReq_accesses::total 269038413 # number of ReadReq accesses(hits+misses)
427 system.cpu.dcache.WriteReq_accesses::cpu.data 149160201 # number of WriteReq accesses(hits+misses)
428 system.cpu.dcache.WriteReq_accesses::total 149160201 # number of WriteReq accesses(hits+misses)
429 system.cpu.dcache.demand_accesses::cpu.data 418198614 # number of demand (read+write) accesses
430 system.cpu.dcache.demand_accesses::total 418198614 # number of demand (read+write) accesses
431 system.cpu.dcache.overall_accesses::cpu.data 418198614 # number of overall (read+write) accesses
432 system.cpu.dcache.overall_accesses::total 418198614 # number of overall (read+write) accesses
433 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009821 # miss rate for ReadReq accesses
434 system.cpu.dcache.ReadReq_miss_rate::total 0.009821 # miss rate for ReadReq accesses
435 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006625 # miss rate for WriteReq accesses
436 system.cpu.dcache.WriteReq_miss_rate::total 0.006625 # miss rate for WriteReq accesses
437 system.cpu.dcache.demand_miss_rate::cpu.data 0.008681 # miss rate for demand accesses
438 system.cpu.dcache.demand_miss_rate::total 0.008681 # miss rate for demand accesses
439 system.cpu.dcache.overall_miss_rate::cpu.data 0.008681 # miss rate for overall accesses
440 system.cpu.dcache.overall_miss_rate::total 0.008681 # miss rate for overall accesses
441 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12787.034255 # average ReadReq miss latency
442 system.cpu.dcache.ReadReq_avg_miss_latency::total 12787.034255 # average ReadReq miss latency
443 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19076.087638 # average WriteReq miss latency
444 system.cpu.dcache.WriteReq_avg_miss_latency::total 19076.087638 # average WriteReq miss latency
445 system.cpu.dcache.demand_avg_miss_latency::cpu.data 14498.936331 # average overall miss latency
446 system.cpu.dcache.demand_avg_miss_latency::total 14498.936331 # average overall miss latency
447 system.cpu.dcache.overall_avg_miss_latency::cpu.data 14498.936331 # average overall miss latency
448 system.cpu.dcache.overall_avg_miss_latency::total 14498.936331 # average overall miss latency
449 system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
450 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
451 system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
452 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
453 system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
454 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
455 system.cpu.dcache.fast_writes 0 # number of fast writes performed
456 system.cpu.dcache.cache_copies 0 # number of cache copies performed
457 system.cpu.dcache.writebacks::writebacks 2302786 # number of writebacks
458 system.cpu.dcache.writebacks::total 2302786 # number of writebacks
459 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 881124 # number of ReadReq MSHR hits
460 system.cpu.dcache.ReadReq_mshr_hits::total 881124 # number of ReadReq MSHR hits
461 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 8927 # number of WriteReq MSHR hits
462 system.cpu.dcache.WriteReq_mshr_hits::total 8927 # number of WriteReq MSHR hits
463 system.cpu.dcache.demand_mshr_hits::cpu.data 890051 # number of demand (read+write) MSHR hits
464 system.cpu.dcache.demand_mshr_hits::total 890051 # number of demand (read+write) MSHR hits
465 system.cpu.dcache.overall_mshr_hits::cpu.data 890051 # number of overall MSHR hits
466 system.cpu.dcache.overall_mshr_hits::total 890051 # number of overall MSHR hits
467 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1761038 # number of ReadReq MSHR misses
468 system.cpu.dcache.ReadReq_mshr_misses::total 1761038 # number of ReadReq MSHR misses
469 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 979269 # number of WriteReq MSHR misses
470 system.cpu.dcache.WriteReq_mshr_misses::total 979269 # number of WriteReq MSHR misses
471 system.cpu.dcache.demand_mshr_misses::cpu.data 2740307 # number of demand (read+write) MSHR misses
472 system.cpu.dcache.demand_mshr_misses::total 2740307 # number of demand (read+write) MSHR misses
473 system.cpu.dcache.overall_mshr_misses::cpu.data 2740307 # number of overall MSHR misses
474 system.cpu.dcache.overall_mshr_misses::total 2740307 # number of overall MSHR misses
475 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11264952000 # number of ReadReq MSHR miss cycles
476 system.cpu.dcache.ReadReq_mshr_miss_latency::total 11264952000 # number of ReadReq MSHR miss cycles
477 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 15850782000 # number of WriteReq MSHR miss cycles
478 system.cpu.dcache.WriteReq_mshr_miss_latency::total 15850782000 # number of WriteReq MSHR miss cycles
479 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 27115734000 # number of demand (read+write) MSHR miss cycles
480 system.cpu.dcache.demand_mshr_miss_latency::total 27115734000 # number of demand (read+write) MSHR miss cycles
481 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 27115734000 # number of overall MSHR miss cycles
482 system.cpu.dcache.overall_mshr_miss_latency::total 27115734000 # number of overall MSHR miss cycles
483 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006546 # mshr miss rate for ReadReq accesses
484 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006546 # mshr miss rate for ReadReq accesses
485 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006565 # mshr miss rate for WriteReq accesses
486 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006565 # mshr miss rate for WriteReq accesses
487 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006553 # mshr miss rate for demand accesses
488 system.cpu.dcache.demand_mshr_miss_rate::total 0.006553 # mshr miss rate for demand accesses
489 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006553 # mshr miss rate for overall accesses
490 system.cpu.dcache.overall_mshr_miss_rate::total 0.006553 # mshr miss rate for overall accesses
491 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 6396.768270 # average ReadReq mshr miss latency
492 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 6396.768270 # average ReadReq mshr miss latency
493 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16186.341036 # average WriteReq mshr miss latency
494 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16186.341036 # average WriteReq mshr miss latency
495 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 9895.144595 # average overall mshr miss latency
496 system.cpu.dcache.demand_avg_mshr_miss_latency::total 9895.144595 # average overall mshr miss latency
497 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 9895.144595 # average overall mshr miss latency
498 system.cpu.dcache.overall_avg_mshr_miss_latency::total 9895.144595 # average overall mshr miss latency
499 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
500 system.cpu.l2cache.replacements 408621 # number of replacements
501 system.cpu.l2cache.tagsinuse 29300.466705 # Cycle average of tags in use
502 system.cpu.l2cache.total_refs 3609267 # Total number of references to valid blocks.
503 system.cpu.l2cache.sampled_refs 440961 # Sample count of references to valid blocks.
504 system.cpu.l2cache.avg_refs 8.185003 # Average number of references to valid blocks.
505 system.cpu.l2cache.warmup_cycle 219912062000 # Cycle when the warmup percentage was hit.
506 system.cpu.l2cache.occ_blocks::writebacks 21087.117194 # Average occupied blocks per requestor
507 system.cpu.l2cache.occ_blocks::cpu.inst 148.252410 # Average occupied blocks per requestor
508 system.cpu.l2cache.occ_blocks::cpu.data 8065.097101 # Average occupied blocks per requestor
509 system.cpu.l2cache.occ_percent::writebacks 0.643528 # Average percentage of cache occupancy
510 system.cpu.l2cache.occ_percent::cpu.inst 0.004524 # Average percentage of cache occupancy
511 system.cpu.l2cache.occ_percent::cpu.data 0.246127 # Average percentage of cache occupancy
512 system.cpu.l2cache.occ_percent::total 0.894179 # Average percentage of cache occupancy
513 system.cpu.l2cache.ReadReq_hits::cpu.inst 3623 # number of ReadReq hits
514 system.cpu.l2cache.ReadReq_hits::cpu.data 1537767 # number of ReadReq hits
515 system.cpu.l2cache.ReadReq_hits::total 1541390 # number of ReadReq hits
516 system.cpu.l2cache.Writeback_hits::writebacks 2302794 # number of Writeback hits
517 system.cpu.l2cache.Writeback_hits::total 2302794 # number of Writeback hits
518 system.cpu.l2cache.UpgradeReq_hits::cpu.data 1289 # number of UpgradeReq hits
519 system.cpu.l2cache.UpgradeReq_hits::total 1289 # number of UpgradeReq hits
520 system.cpu.l2cache.ReadExReq_hits::cpu.data 561962 # number of ReadExReq hits
521 system.cpu.l2cache.ReadExReq_hits::total 561962 # number of ReadExReq hits
522 system.cpu.l2cache.demand_hits::cpu.inst 3623 # number of demand (read+write) hits
523 system.cpu.l2cache.demand_hits::cpu.data 2099729 # number of demand (read+write) hits
524 system.cpu.l2cache.demand_hits::total 2103352 # number of demand (read+write) hits
525 system.cpu.l2cache.overall_hits::cpu.inst 3623 # number of overall hits
526 system.cpu.l2cache.overall_hits::cpu.data 2099729 # number of overall hits
527 system.cpu.l2cache.overall_hits::total 2103352 # number of overall hits
528 system.cpu.l2cache.ReadReq_misses::cpu.inst 3448 # number of ReadReq misses
529 system.cpu.l2cache.ReadReq_misses::cpu.data 222182 # number of ReadReq misses
530 system.cpu.l2cache.ReadReq_misses::total 225630 # number of ReadReq misses
531 system.cpu.l2cache.UpgradeReq_misses::cpu.data 207844 # number of UpgradeReq misses
532 system.cpu.l2cache.UpgradeReq_misses::total 207844 # number of UpgradeReq misses
533 system.cpu.l2cache.ReadExReq_misses::cpu.data 209183 # number of ReadExReq misses
534 system.cpu.l2cache.ReadExReq_misses::total 209183 # number of ReadExReq misses
535 system.cpu.l2cache.demand_misses::cpu.inst 3448 # number of demand (read+write) misses
536 system.cpu.l2cache.demand_misses::cpu.data 431365 # number of demand (read+write) misses
537 system.cpu.l2cache.demand_misses::total 434813 # number of demand (read+write) misses
538 system.cpu.l2cache.overall_misses::cpu.inst 3448 # number of overall misses
539 system.cpu.l2cache.overall_misses::cpu.data 431365 # number of overall misses
540 system.cpu.l2cache.overall_misses::total 434813 # number of overall misses
541 system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 118183500 # number of ReadReq miss cycles
542 system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7588288000 # number of ReadReq miss cycles
543 system.cpu.l2cache.ReadReq_miss_latency::total 7706471500 # number of ReadReq miss cycles
544 system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 10472000 # number of UpgradeReq miss cycles
545 system.cpu.l2cache.UpgradeReq_miss_latency::total 10472000 # number of UpgradeReq miss cycles
546 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7166759500 # number of ReadExReq miss cycles
547 system.cpu.l2cache.ReadExReq_miss_latency::total 7166759500 # number of ReadExReq miss cycles
548 system.cpu.l2cache.demand_miss_latency::cpu.inst 118183500 # number of demand (read+write) miss cycles
549 system.cpu.l2cache.demand_miss_latency::cpu.data 14755047500 # number of demand (read+write) miss cycles
550 system.cpu.l2cache.demand_miss_latency::total 14873231000 # number of demand (read+write) miss cycles
551 system.cpu.l2cache.overall_miss_latency::cpu.inst 118183500 # number of overall miss cycles
552 system.cpu.l2cache.overall_miss_latency::cpu.data 14755047500 # number of overall miss cycles
553 system.cpu.l2cache.overall_miss_latency::total 14873231000 # number of overall miss cycles
554 system.cpu.l2cache.ReadReq_accesses::cpu.inst 7071 # number of ReadReq accesses(hits+misses)
555 system.cpu.l2cache.ReadReq_accesses::cpu.data 1759949 # number of ReadReq accesses(hits+misses)
556 system.cpu.l2cache.ReadReq_accesses::total 1767020 # number of ReadReq accesses(hits+misses)
557 system.cpu.l2cache.Writeback_accesses::writebacks 2302794 # number of Writeback accesses(hits+misses)
558 system.cpu.l2cache.Writeback_accesses::total 2302794 # number of Writeback accesses(hits+misses)
559 system.cpu.l2cache.UpgradeReq_accesses::cpu.data 209133 # number of UpgradeReq accesses(hits+misses)
560 system.cpu.l2cache.UpgradeReq_accesses::total 209133 # number of UpgradeReq accesses(hits+misses)
561 system.cpu.l2cache.ReadExReq_accesses::cpu.data 771145 # number of ReadExReq accesses(hits+misses)
562 system.cpu.l2cache.ReadExReq_accesses::total 771145 # number of ReadExReq accesses(hits+misses)
563 system.cpu.l2cache.demand_accesses::cpu.inst 7071 # number of demand (read+write) accesses
564 system.cpu.l2cache.demand_accesses::cpu.data 2531094 # number of demand (read+write) accesses
565 system.cpu.l2cache.demand_accesses::total 2538165 # number of demand (read+write) accesses
566 system.cpu.l2cache.overall_accesses::cpu.inst 7071 # number of overall (read+write) accesses
567 system.cpu.l2cache.overall_accesses::cpu.data 2531094 # number of overall (read+write) accesses
568 system.cpu.l2cache.overall_accesses::total 2538165 # number of overall (read+write) accesses
569 system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.487626 # miss rate for ReadReq accesses
570 system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.126243 # miss rate for ReadReq accesses
571 system.cpu.l2cache.ReadReq_miss_rate::total 0.127690 # miss rate for ReadReq accesses
572 system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.993836 # miss rate for UpgradeReq accesses
573 system.cpu.l2cache.UpgradeReq_miss_rate::total 0.993836 # miss rate for UpgradeReq accesses
574 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.271263 # miss rate for ReadExReq accesses
575 system.cpu.l2cache.ReadExReq_miss_rate::total 0.271263 # miss rate for ReadExReq accesses
576 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.487626 # miss rate for demand accesses
577 system.cpu.l2cache.demand_miss_rate::cpu.data 0.170426 # miss rate for demand accesses
578 system.cpu.l2cache.demand_miss_rate::total 0.171310 # miss rate for demand accesses
579 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.487626 # miss rate for overall accesses
580 system.cpu.l2cache.overall_miss_rate::cpu.data 0.170426 # miss rate for overall accesses
581 system.cpu.l2cache.overall_miss_rate::total 0.171310 # miss rate for overall accesses
582 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34275.957077 # average ReadReq miss latency
583 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34153.477779 # average ReadReq miss latency
584 system.cpu.l2cache.ReadReq_avg_miss_latency::total 34155.349466 # average ReadReq miss latency
585 system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 50.383942 # average UpgradeReq miss latency
586 system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 50.383942 # average UpgradeReq miss latency
587 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34260.716693 # average ReadExReq miss latency
588 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34260.716693 # average ReadExReq miss latency
589 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34275.957077 # average overall miss latency
590 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34205.481437 # average overall miss latency
591 system.cpu.l2cache.demand_avg_miss_latency::total 34206.040298 # average overall miss latency
592 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34275.957077 # average overall miss latency
593 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34205.481437 # average overall miss latency
594 system.cpu.l2cache.overall_avg_miss_latency::total 34206.040298 # average overall miss latency
595 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
596 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
597 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
598 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
599 system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
600 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
601 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
602 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
603 system.cpu.l2cache.writebacks::writebacks 324864 # number of writebacks
604 system.cpu.l2cache.writebacks::total 324864 # number of writebacks
605 system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3448 # number of ReadReq MSHR misses
606 system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 222182 # number of ReadReq MSHR misses
607 system.cpu.l2cache.ReadReq_mshr_misses::total 225630 # number of ReadReq MSHR misses
608 system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 207844 # number of UpgradeReq MSHR misses
609 system.cpu.l2cache.UpgradeReq_mshr_misses::total 207844 # number of UpgradeReq MSHR misses
610 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 209183 # number of ReadExReq MSHR misses
611 system.cpu.l2cache.ReadExReq_mshr_misses::total 209183 # number of ReadExReq MSHR misses
612 system.cpu.l2cache.demand_mshr_misses::cpu.inst 3448 # number of demand (read+write) MSHR misses
613 system.cpu.l2cache.demand_mshr_misses::cpu.data 431365 # number of demand (read+write) MSHR misses
614 system.cpu.l2cache.demand_mshr_misses::total 434813 # number of demand (read+write) MSHR misses
615 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3448 # number of overall MSHR misses
616 system.cpu.l2cache.overall_mshr_misses::cpu.data 431365 # number of overall MSHR misses
617 system.cpu.l2cache.overall_mshr_misses::total 434813 # number of overall MSHR misses
618 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 107086500 # number of ReadReq MSHR miss cycles
619 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6894107000 # number of ReadReq MSHR miss cycles
620 system.cpu.l2cache.ReadReq_mshr_miss_latency::total 7001193500 # number of ReadReq MSHR miss cycles
621 system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 6443438500 # number of UpgradeReq MSHR miss cycles
622 system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 6443438500 # number of UpgradeReq MSHR miss cycles
623 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6484873000 # number of ReadExReq MSHR miss cycles
624 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6484873000 # number of ReadExReq MSHR miss cycles
625 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 107086500 # number of demand (read+write) MSHR miss cycles
626 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 13378980000 # number of demand (read+write) MSHR miss cycles
627 system.cpu.l2cache.demand_mshr_miss_latency::total 13486066500 # number of demand (read+write) MSHR miss cycles
628 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 107086500 # number of overall MSHR miss cycles
629 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 13378980000 # number of overall MSHR miss cycles
630 system.cpu.l2cache.overall_mshr_miss_latency::total 13486066500 # number of overall MSHR miss cycles
631 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.487626 # mshr miss rate for ReadReq accesses
632 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.126243 # mshr miss rate for ReadReq accesses
633 system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.127690 # mshr miss rate for ReadReq accesses
634 system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.993836 # mshr miss rate for UpgradeReq accesses
635 system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.993836 # mshr miss rate for UpgradeReq accesses
636 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.271263 # mshr miss rate for ReadExReq accesses
637 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.271263 # mshr miss rate for ReadExReq accesses
638 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.487626 # mshr miss rate for demand accesses
639 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.170426 # mshr miss rate for demand accesses
640 system.cpu.l2cache.demand_mshr_miss_rate::total 0.171310 # mshr miss rate for demand accesses
641 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.487626 # mshr miss rate for overall accesses
642 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.170426 # mshr miss rate for overall accesses
643 system.cpu.l2cache.overall_mshr_miss_rate::total 0.171310 # mshr miss rate for overall accesses
644 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31057.569606 # average ReadReq mshr miss latency
645 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31029.097767 # average ReadReq mshr miss latency
646 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31029.532864 # average ReadReq mshr miss latency
647 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31001.320702 # average UpgradeReq mshr miss latency
648 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31001.320702 # average UpgradeReq mshr miss latency
649 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31000.956101 # average ReadExReq mshr miss latency
650 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31000.956101 # average ReadExReq mshr miss latency
651 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31057.569606 # average overall mshr miss latency
652 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31015.450952 # average overall mshr miss latency
653 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31015.784947 # average overall mshr miss latency
654 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31057.569606 # average overall mshr miss latency
655 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31015.450952 # average overall mshr miss latency
656 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31015.784947 # average overall mshr miss latency
657 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
659 ---------- End Simulation Statistics ----------
projects / gem5.git / blob