2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.077418 # Number of seconds simulated
4 sim_ticks 77417500000 # Number of ticks simulated
5 final_tick 77417500000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 187521 # Simulator instruction rate (inst/s)
8 host_op_rate 187521 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 38653802 # Simulator tick rate (ticks/s)
10 host_mem_usage 273448 # Number of bytes of host memory used
11 host_seconds 2002.84 # Real time elapsed on the host
12 sim_insts 375574808 # Number of instructions simulated
13 sim_ops 375574808 # Number of ops (including micro ops) simulated
14 system.voltage_domain.voltage 1 # Voltage in Volts
15 system.clk_domain.clock 1000 # Clock period in ticks
16 system.physmem.bytes_read::cpu.inst 220992 # Number of bytes read from this memory
17 system.physmem.bytes_read::cpu.data 255488 # Number of bytes read from this memory
18 system.physmem.bytes_read::total 476480 # Number of bytes read from this memory
19 system.physmem.bytes_inst_read::cpu.inst 220992 # Number of instructions bytes read from this memory
20 system.physmem.bytes_inst_read::total 220992 # Number of instructions bytes read from this memory
21 system.physmem.num_reads::cpu.inst 3453 # Number of read requests responded to by this memory
22 system.physmem.num_reads::cpu.data 3992 # Number of read requests responded to by this memory
23 system.physmem.num_reads::total 7445 # Number of read requests responded to by this memory
24 system.physmem.bw_read::cpu.inst 2854548 # Total read bandwidth from this memory (bytes/s)
25 system.physmem.bw_read::cpu.data 3300132 # Total read bandwidth from this memory (bytes/s)
26 system.physmem.bw_read::total 6154681 # Total read bandwidth from this memory (bytes/s)
27 system.physmem.bw_inst_read::cpu.inst 2854548 # Instruction read bandwidth from this memory (bytes/s)
28 system.physmem.bw_inst_read::total 2854548 # Instruction read bandwidth from this memory (bytes/s)
29 system.physmem.bw_total::cpu.inst 2854548 # Total bandwidth to/from this memory (bytes/s)
30 system.physmem.bw_total::cpu.data 3300132 # Total bandwidth to/from this memory (bytes/s)
31 system.physmem.bw_total::total 6154681 # Total bandwidth to/from this memory (bytes/s)
32 system.physmem.readReqs 7445 # Number of read requests accepted
33 system.physmem.writeReqs 0 # Number of write requests accepted
34 system.physmem.readBursts 7445 # Number of DRAM read bursts, including those serviced by the write queue
35 system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
36 system.physmem.bytesReadDRAM 476480 # Total number of bytes read from DRAM
37 system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
38 system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
39 system.physmem.bytesReadSys 476480 # Total read bytes from the system interface side
40 system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
41 system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
42 system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
43 system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
44 system.physmem.perBankRdBursts::0 524 # Per bank write bursts
45 system.physmem.perBankRdBursts::1 654 # Per bank write bursts
46 system.physmem.perBankRdBursts::2 449 # Per bank write bursts
47 system.physmem.perBankRdBursts::3 600 # Per bank write bursts
48 system.physmem.perBankRdBursts::4 447 # Per bank write bursts
49 system.physmem.perBankRdBursts::5 455 # Per bank write bursts
50 system.physmem.perBankRdBursts::6 518 # Per bank write bursts
51 system.physmem.perBankRdBursts::7 524 # Per bank write bursts
52 system.physmem.perBankRdBursts::8 436 # Per bank write bursts
53 system.physmem.perBankRdBursts::9 405 # Per bank write bursts
54 system.physmem.perBankRdBursts::10 339 # Per bank write bursts
55 system.physmem.perBankRdBursts::11 306 # Per bank write bursts
56 system.physmem.perBankRdBursts::12 414 # Per bank write bursts
57 system.physmem.perBankRdBursts::13 541 # Per bank write bursts
58 system.physmem.perBankRdBursts::14 454 # Per bank write bursts
59 system.physmem.perBankRdBursts::15 379 # Per bank write bursts
60 system.physmem.perBankWrBursts::0 0 # Per bank write bursts
61 system.physmem.perBankWrBursts::1 0 # Per bank write bursts
62 system.physmem.perBankWrBursts::2 0 # Per bank write bursts
63 system.physmem.perBankWrBursts::3 0 # Per bank write bursts
64 system.physmem.perBankWrBursts::4 0 # Per bank write bursts
65 system.physmem.perBankWrBursts::5 0 # Per bank write bursts
66 system.physmem.perBankWrBursts::6 0 # Per bank write bursts
67 system.physmem.perBankWrBursts::7 0 # Per bank write bursts
68 system.physmem.perBankWrBursts::8 0 # Per bank write bursts
69 system.physmem.perBankWrBursts::9 0 # Per bank write bursts
70 system.physmem.perBankWrBursts::10 0 # Per bank write bursts
71 system.physmem.perBankWrBursts::11 0 # Per bank write bursts
72 system.physmem.perBankWrBursts::12 0 # Per bank write bursts
73 system.physmem.perBankWrBursts::13 0 # Per bank write bursts
74 system.physmem.perBankWrBursts::14 0 # Per bank write bursts
75 system.physmem.perBankWrBursts::15 0 # Per bank write bursts
76 system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
77 system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
78 system.physmem.totGap 77417410500 # Total gap between requests
79 system.physmem.readPktSize::0 0 # Read request sizes (log2)
80 system.physmem.readPktSize::1 0 # Read request sizes (log2)
81 system.physmem.readPktSize::2 0 # Read request sizes (log2)
82 system.physmem.readPktSize::3 0 # Read request sizes (log2)
83 system.physmem.readPktSize::4 0 # Read request sizes (log2)
84 system.physmem.readPktSize::5 0 # Read request sizes (log2)
85 system.physmem.readPktSize::6 7445 # Read request sizes (log2)
86 system.physmem.writePktSize::0 0 # Write request sizes (log2)
87 system.physmem.writePktSize::1 0 # Write request sizes (log2)
88 system.physmem.writePktSize::2 0 # Write request sizes (log2)
89 system.physmem.writePktSize::3 0 # Write request sizes (log2)
90 system.physmem.writePktSize::4 0 # Write request sizes (log2)
91 system.physmem.writePktSize::5 0 # Write request sizes (log2)
92 system.physmem.writePktSize::6 0 # Write request sizes (log2)
93 system.physmem.rdQLenPdf::0 4367 # What read queue length does an incoming req see
94 system.physmem.rdQLenPdf::1 2023 # What read queue length does an incoming req see
95 system.physmem.rdQLenPdf::2 735 # What read queue length does an incoming req see
96 system.physmem.rdQLenPdf::3 258 # What read queue length does an incoming req see
97 system.physmem.rdQLenPdf::4 59 # What read queue length does an incoming req see
98 system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see
99 system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
100 system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
101 system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
102 system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
103 system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
104 system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
105 system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
106 system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
107 system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
108 system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
109 system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
110 system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
111 system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
112 system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
113 system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
114 system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
115 system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
116 system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
117 system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
118 system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
119 system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
120 system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
121 system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
122 system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
123 system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
124 system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
125 system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
126 system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
127 system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
128 system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
129 system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
130 system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
131 system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
132 system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
133 system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
134 system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
135 system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
136 system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
137 system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
138 system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
139 system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
140 system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
141 system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
142 system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
143 system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
144 system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
145 system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
146 system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
147 system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
148 system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
149 system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
150 system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
151 system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
152 system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
153 system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
154 system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
155 system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
156 system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
157 system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
158 system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
159 system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
160 system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
161 system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
162 system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
163 system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
164 system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
165 system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
166 system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
167 system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
168 system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
169 system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
170 system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
171 system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
172 system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
173 system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
174 system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
175 system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
176 system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
177 system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
178 system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
179 system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
180 system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
181 system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
182 system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
183 system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
184 system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
185 system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
186 system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
187 system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
188 system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
189 system.physmem.bytesPerActivate::samples 629 # Bytes accessed per row activation
190 system.physmem.bytesPerActivate::mean 457.157393 # Bytes accessed per row activation
191 system.physmem.bytesPerActivate::gmean 257.861215 # Bytes accessed per row activation
192 system.physmem.bytesPerActivate::stdev 416.549348 # Bytes accessed per row activation
193 system.physmem.bytesPerActivate::0-127 187 29.73% 29.73% # Bytes accessed per row activation
194 system.physmem.bytesPerActivate::128-255 122 19.40% 49.13% # Bytes accessed per row activation
195 system.physmem.bytesPerActivate::256-383 53 8.43% 57.55% # Bytes accessed per row activation
196 system.physmem.bytesPerActivate::384-511 24 3.82% 61.37% # Bytes accessed per row activation
197 system.physmem.bytesPerActivate::512-639 18 2.86% 64.23% # Bytes accessed per row activation
198 system.physmem.bytesPerActivate::640-767 15 2.38% 66.61% # Bytes accessed per row activation
199 system.physmem.bytesPerActivate::768-895 7 1.11% 67.73% # Bytes accessed per row activation
200 system.physmem.bytesPerActivate::896-1023 3 0.48% 68.20% # Bytes accessed per row activation
201 system.physmem.bytesPerActivate::1024-1151 200 31.80% 100.00% # Bytes accessed per row activation
202 system.physmem.bytesPerActivate::total 629 # Bytes accessed per row activation
203 system.physmem.totQLat 62316500 # Total ticks spent queuing
204 system.physmem.totMemAccLat 205595250 # Total ticks spent from burst creation until serviced by the DRAM
205 system.physmem.totBusLat 37225000 # Total ticks spent in databus transfers
206 system.physmem.totBankLat 106053750 # Total ticks spent accessing banks
207 system.physmem.avgQLat 8370.25 # Average queueing delay per DRAM burst
208 system.physmem.avgBankLat 14244.96 # Average bank access latency per DRAM burst
209 system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
210 system.physmem.avgMemAccLat 27615.21 # Average memory access latency per DRAM burst
211 system.physmem.avgRdBW 6.15 # Average DRAM read bandwidth in MiByte/s
212 system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
213 system.physmem.avgRdBWSys 6.15 # Average system read bandwidth in MiByte/s
214 system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
215 system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
216 system.physmem.busUtil 0.05 # Data bus utilization in percentage
217 system.physmem.busUtilRead 0.05 # Data bus utilization in percentage for reads
218 system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
219 system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
220 system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
221 system.physmem.readRowHits 6071 # Number of row buffer hits during reads
222 system.physmem.writeRowHits 0 # Number of row buffer hits during writes
223 system.physmem.readRowHitRate 81.54 # Row buffer hit rate for reads
224 system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
225 system.physmem.avgGap 10398577.64 # Average gap between requests
226 system.physmem.pageHitRate 81.54 # Row buffer hit rate, read and write combined
227 system.physmem.prechargeAllPercent 0.52 # Percentage of time for which DRAM has all the banks in precharge state
228 system.membus.throughput 6154681 # Throughput (bytes/s)
229 system.membus.trans_dist::ReadReq 4313 # Transaction distribution
230 system.membus.trans_dist::ReadResp 4313 # Transaction distribution
231 system.membus.trans_dist::ReadExReq 3132 # Transaction distribution
232 system.membus.trans_dist::ReadExResp 3132 # Transaction distribution
233 system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14890 # Packet count per connected master and slave (bytes)
234 system.membus.pkt_count::total 14890 # Packet count per connected master and slave (bytes)
235 system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 476480 # Cumulative packet size per connected master and slave (bytes)
236 system.membus.tot_pkt_size::total 476480 # Cumulative packet size per connected master and slave (bytes)
237 system.membus.data_through_bus 476480 # Total data (bytes)
238 system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
239 system.membus.reqLayer0.occupancy 9329500 # Layer occupancy (ticks)
240 system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
241 system.membus.respLayer1.occupancy 69519750 # Layer occupancy (ticks)
242 system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
243 system.cpu_clk_domain.clock 500 # Clock period in ticks
244 system.cpu.branchPred.lookups 50246060 # Number of BP lookups
245 system.cpu.branchPred.condPredicted 29233966 # Number of conditional branches predicted
246 system.cpu.branchPred.condIncorrect 1199560 # Number of conditional branches incorrect
247 system.cpu.branchPred.BTBLookups 25853120 # Number of BTB lookups
248 system.cpu.branchPred.BTBHits 23225371 # Number of BTB hits
249 system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
250 system.cpu.branchPred.BTBHitPct 89.835853 # BTB Hit Percentage
251 system.cpu.branchPred.usedRAS 9012456 # Number of times the RAS was used to get a target.
252 system.cpu.branchPred.RASInCorrect 1102 # Number of incorrect RAS predictions.
253 system.cpu.dtb.fetch_hits 0 # ITB hits
254 system.cpu.dtb.fetch_misses 0 # ITB misses
255 system.cpu.dtb.fetch_acv 0 # ITB acv
256 system.cpu.dtb.fetch_accesses 0 # ITB accesses
257 system.cpu.dtb.read_hits 101798719 # DTB read hits
258 system.cpu.dtb.read_misses 78049 # DTB read misses
259 system.cpu.dtb.read_acv 48607 # DTB read access violations
260 system.cpu.dtb.read_accesses 101876768 # DTB read accesses
261 system.cpu.dtb.write_hits 78433341 # DTB write hits
262 system.cpu.dtb.write_misses 1499 # DTB write misses
263 system.cpu.dtb.write_acv 2 # DTB write access violations
264 system.cpu.dtb.write_accesses 78434840 # DTB write accesses
265 system.cpu.dtb.data_hits 180232060 # DTB hits
266 system.cpu.dtb.data_misses 79548 # DTB misses
267 system.cpu.dtb.data_acv 48609 # DTB access violations
268 system.cpu.dtb.data_accesses 180311608 # DTB accesses
269 system.cpu.itb.fetch_hits 50221171 # ITB hits
270 system.cpu.itb.fetch_misses 373 # ITB misses
271 system.cpu.itb.fetch_acv 0 # ITB acv
272 system.cpu.itb.fetch_accesses 50221544 # ITB accesses
273 system.cpu.itb.read_hits 0 # DTB read hits
274 system.cpu.itb.read_misses 0 # DTB read misses
275 system.cpu.itb.read_acv 0 # DTB read access violations
276 system.cpu.itb.read_accesses 0 # DTB read accesses
277 system.cpu.itb.write_hits 0 # DTB write hits
278 system.cpu.itb.write_misses 0 # DTB write misses
279 system.cpu.itb.write_acv 0 # DTB write access violations
280 system.cpu.itb.write_accesses 0 # DTB write accesses
281 system.cpu.itb.data_hits 0 # DTB hits
282 system.cpu.itb.data_misses 0 # DTB misses
283 system.cpu.itb.data_acv 0 # DTB access violations
284 system.cpu.itb.data_accesses 0 # DTB accesses
285 system.cpu.workload.num_syscalls 215 # Number of system calls
286 system.cpu.numCycles 154835002 # number of cpu cycles simulated
287 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
288 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
289 system.cpu.fetch.icacheStallCycles 51111974 # Number of cycles fetch is stalled on an Icache miss
290 system.cpu.fetch.Insts 448661331 # Number of instructions fetch has processed
291 system.cpu.fetch.Branches 50246060 # Number of branches that fetch encountered
292 system.cpu.fetch.predictedBranches 32237827 # Number of branches that fetch has predicted taken
293 system.cpu.fetch.Cycles 78769244 # Number of cycles fetch has run and was not squashing or blocked
294 system.cpu.fetch.SquashCycles 6113875 # Number of cycles fetch has spent squashing
295 system.cpu.fetch.BlockedCycles 19767092 # Number of cycles fetch has spent blocked
296 system.cpu.fetch.MiscStallCycles 184 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
297 system.cpu.fetch.PendingTrapStallCycles 10735 # Number of stall cycles due to pending traps
298 system.cpu.fetch.IcacheWaitRetryStallCycles 18 # Number of stall cycles due to full MSHR
299 system.cpu.fetch.CacheLines 50221171 # Number of cache lines fetched
300 system.cpu.fetch.IcacheSquashes 406319 # Number of outstanding Icache misses that were squashed
301 system.cpu.fetch.rateDist::samples 154534598 # Number of instructions fetched each cycle (Total)
302 system.cpu.fetch.rateDist::mean 2.903307 # Number of instructions fetched each cycle (Total)
303 system.cpu.fetch.rateDist::stdev 3.325117 # Number of instructions fetched each cycle (Total)
304 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
305 system.cpu.fetch.rateDist::0 75765354 49.03% 49.03% # Number of instructions fetched each cycle (Total)
306 system.cpu.fetch.rateDist::1 4278797 2.77% 51.80% # Number of instructions fetched each cycle (Total)
307 system.cpu.fetch.rateDist::2 6878880 4.45% 56.25% # Number of instructions fetched each cycle (Total)
308 system.cpu.fetch.rateDist::3 5365294 3.47% 59.72% # Number of instructions fetched each cycle (Total)
309 system.cpu.fetch.rateDist::4 11742013 7.60% 67.32% # Number of instructions fetched each cycle (Total)
310 system.cpu.fetch.rateDist::5 7808130 5.05% 72.37% # Number of instructions fetched each cycle (Total)
311 system.cpu.fetch.rateDist::6 5610858 3.63% 76.00% # Number of instructions fetched each cycle (Total)
312 system.cpu.fetch.rateDist::7 1827134 1.18% 77.18% # Number of instructions fetched each cycle (Total)
313 system.cpu.fetch.rateDist::8 35258138 22.82% 100.00% # Number of instructions fetched each cycle (Total)
314 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
315 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
316 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
317 system.cpu.fetch.rateDist::total 154534598 # Number of instructions fetched each cycle (Total)
318 system.cpu.fetch.branchRate 0.324514 # Number of branch fetches per cycle
319 system.cpu.fetch.rate 2.897674 # Number of inst fetches per cycle
320 system.cpu.decode.IdleCycles 56469798 # Number of cycles decode is idle
321 system.cpu.decode.BlockedCycles 15107857 # Number of cycles decode is blocked
322 system.cpu.decode.RunCycles 74141890 # Number of cycles decode is running
323 system.cpu.decode.UnblockCycles 3943911 # Number of cycles decode is unblocking
324 system.cpu.decode.SquashCycles 4871142 # Number of cycles decode is squashing
325 system.cpu.decode.BranchResolved 9469846 # Number of times decode resolved a branch
326 system.cpu.decode.BranchMispred 4291 # Number of times decode detected a branch misprediction
327 system.cpu.decode.DecodedInsts 444777840 # Number of instructions handled by decode
328 system.cpu.decode.SquashedInsts 12202 # Number of squashed instructions handled by decode
329 system.cpu.rename.SquashCycles 4871142 # Number of cycles rename is squashing
330 system.cpu.rename.IdleCycles 59608441 # Number of cycles rename is idle
331 system.cpu.rename.BlockCycles 4896661 # Number of cycles rename is blocking
332 system.cpu.rename.serializeStallCycles 418311 # count of cycles rename stalled for serializing inst
333 system.cpu.rename.RunCycles 75037002 # Number of cycles rename is running
334 system.cpu.rename.UnblockCycles 9703041 # Number of cycles rename is unblocking
335 system.cpu.rename.RenamedInsts 440308504 # Number of instructions processed by rename
336 system.cpu.rename.ROBFullEvents 162 # Number of times rename has blocked due to ROB full
337 system.cpu.rename.IQFullEvents 18256 # Number of times rename has blocked due to IQ full
338 system.cpu.rename.LSQFullEvents 8013879 # Number of times rename has blocked due to LSQ full
339 system.cpu.rename.RenamedOperands 287257669 # Number of destination operands rename has renamed
340 system.cpu.rename.RenameLookups 578877349 # Number of register rename lookups that rename has made
341 system.cpu.rename.int_rename_lookups 413693152 # Number of integer rename lookups
342 system.cpu.rename.fp_rename_lookups 165184196 # Number of floating rename lookups
343 system.cpu.rename.CommittedMaps 259532329 # Number of HB maps that are committed
344 system.cpu.rename.UndoneMaps 27725340 # Number of HB maps that are undone due to squashing
345 system.cpu.rename.serializingInsts 36879 # count of serializing insts renamed
346 system.cpu.rename.tempSerializingInsts 302 # count of temporary serializing insts renamed
347 system.cpu.rename.skidInsts 27905569 # count of insts added to the skid buffer
348 system.cpu.memDep0.insertedLoads 104673865 # Number of loads inserted to the mem dependence unit.
349 system.cpu.memDep0.insertedStores 80579462 # Number of stores inserted to the mem dependence unit.
350 system.cpu.memDep0.conflictingLoads 8919028 # Number of conflicting loads.
351 system.cpu.memDep0.conflictingStores 6395315 # Number of conflicting stores.
352 system.cpu.iq.iqInstsAdded 408114726 # Number of instructions added to the IQ (excludes non-spec)
353 system.cpu.iq.iqNonSpecInstsAdded 290 # Number of non-speculative instructions added to the IQ
354 system.cpu.iq.iqInstsIssued 401714158 # Number of instructions issued
355 system.cpu.iq.iqSquashedInstsIssued 971094 # Number of squashed instructions issued
356 system.cpu.iq.iqSquashedInstsExamined 32406044 # Number of squashed instructions iterated over during squash; mainly for profiling
357 system.cpu.iq.iqSquashedOperandsExamined 15222181 # Number of squashed operands that are examined and possibly removed from graph
358 system.cpu.iq.iqSquashedNonSpecRemoved 75 # Number of squashed non-spec instructions that were removed
359 system.cpu.iq.issued_per_cycle::samples 154534598 # Number of insts issued each cycle
360 system.cpu.iq.issued_per_cycle::mean 2.599510 # Number of insts issued each cycle
361 system.cpu.iq.issued_per_cycle::stdev 1.995704 # Number of insts issued each cycle
362 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
363 system.cpu.iq.issued_per_cycle::0 28287072 18.30% 18.30% # Number of insts issued each cycle
364 system.cpu.iq.issued_per_cycle::1 25862273 16.74% 35.04% # Number of insts issued each cycle
365 system.cpu.iq.issued_per_cycle::2 25616970 16.58% 51.62% # Number of insts issued each cycle
366 system.cpu.iq.issued_per_cycle::3 24199972 15.66% 67.28% # Number of insts issued each cycle
367 system.cpu.iq.issued_per_cycle::4 21258651 13.76% 81.03% # Number of insts issued each cycle
368 system.cpu.iq.issued_per_cycle::5 15520360 10.04% 91.08% # Number of insts issued each cycle
369 system.cpu.iq.issued_per_cycle::6 8472156 5.48% 96.56% # Number of insts issued each cycle
370 system.cpu.iq.issued_per_cycle::7 3988463 2.58% 99.14% # Number of insts issued each cycle
371 system.cpu.iq.issued_per_cycle::8 1328681 0.86% 100.00% # Number of insts issued each cycle
372 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
373 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
374 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
375 system.cpu.iq.issued_per_cycle::total 154534598 # Number of insts issued each cycle
376 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
377 system.cpu.iq.fu_full::IntAlu 33844 0.29% 0.29% # attempts to use FU when none available
378 system.cpu.iq.fu_full::IntMult 0 0.00% 0.29% # attempts to use FU when none available
379 system.cpu.iq.fu_full::IntDiv 0 0.00% 0.29% # attempts to use FU when none available
380 system.cpu.iq.fu_full::FloatAdd 57389 0.49% 0.77% # attempts to use FU when none available
381 system.cpu.iq.fu_full::FloatCmp 4757 0.04% 0.81% # attempts to use FU when none available
382 system.cpu.iq.fu_full::FloatCvt 5293 0.04% 0.86% # attempts to use FU when none available
383 system.cpu.iq.fu_full::FloatMult 1937864 16.39% 17.25% # attempts to use FU when none available
384 system.cpu.iq.fu_full::FloatDiv 1755771 14.85% 32.09% # attempts to use FU when none available
385 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 32.09% # attempts to use FU when none available
386 system.cpu.iq.fu_full::SimdAdd 0 0.00% 32.09% # attempts to use FU when none available
387 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 32.09% # attempts to use FU when none available
388 system.cpu.iq.fu_full::SimdAlu 0 0.00% 32.09% # attempts to use FU when none available
389 system.cpu.iq.fu_full::SimdCmp 0 0.00% 32.09% # attempts to use FU when none available
390 system.cpu.iq.fu_full::SimdCvt 0 0.00% 32.09% # attempts to use FU when none available
391 system.cpu.iq.fu_full::SimdMisc 0 0.00% 32.09% # attempts to use FU when none available
392 system.cpu.iq.fu_full::SimdMult 0 0.00% 32.09% # attempts to use FU when none available
393 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 32.09% # attempts to use FU when none available
394 system.cpu.iq.fu_full::SimdShift 0 0.00% 32.09% # attempts to use FU when none available
395 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 32.09% # attempts to use FU when none available
396 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 32.09% # attempts to use FU when none available
397 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 32.09% # attempts to use FU when none available
398 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 32.09% # attempts to use FU when none available
399 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 32.09% # attempts to use FU when none available
400 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 32.09% # attempts to use FU when none available
401 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 32.09% # attempts to use FU when none available
402 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 32.09% # attempts to use FU when none available
403 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 32.09% # attempts to use FU when none available
404 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 32.09% # attempts to use FU when none available
405 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 32.09% # attempts to use FU when none available
406 system.cpu.iq.fu_full::MemRead 5068587 42.87% 74.96% # attempts to use FU when none available
407 system.cpu.iq.fu_full::MemWrite 2960872 25.04% 100.00% # attempts to use FU when none available
408 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
409 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
410 system.cpu.iq.FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued
411 system.cpu.iq.FU_type_0::IntAlu 155710180 38.76% 38.77% # Type of FU issued
412 system.cpu.iq.FU_type_0::IntMult 2126250 0.53% 39.30% # Type of FU issued
413 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 39.30% # Type of FU issued
414 system.cpu.iq.FU_type_0::FloatAdd 32800446 8.17% 47.46% # Type of FU issued
415 system.cpu.iq.FU_type_0::FloatCmp 7495713 1.87% 49.33% # Type of FU issued
416 system.cpu.iq.FU_type_0::FloatCvt 2793863 0.70% 50.03% # Type of FU issued
417 system.cpu.iq.FU_type_0::FloatMult 16555604 4.12% 54.15% # Type of FU issued
418 system.cpu.iq.FU_type_0::FloatDiv 1576822 0.39% 54.54% # Type of FU issued
419 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.54% # Type of FU issued
420 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.54% # Type of FU issued
421 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.54% # Type of FU issued
422 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 54.54% # Type of FU issued
423 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 54.54% # Type of FU issued
424 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 54.54% # Type of FU issued
425 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 54.54% # Type of FU issued
426 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 54.54% # Type of FU issued
427 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 54.54% # Type of FU issued
428 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 54.54% # Type of FU issued
429 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 54.54% # Type of FU issued
430 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 54.54% # Type of FU issued
431 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.54% # Type of FU issued
432 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.54% # Type of FU issued
433 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.54% # Type of FU issued
434 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.54% # Type of FU issued
435 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.54% # Type of FU issued
436 system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.54% # Type of FU issued
437 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.54% # Type of FU issued
438 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.54% # Type of FU issued
439 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.54% # Type of FU issued
440 system.cpu.iq.FU_type_0::MemRead 103379318 25.73% 80.27% # Type of FU issued
441 system.cpu.iq.FU_type_0::MemWrite 79242381 19.73% 100.00% # Type of FU issued
442 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
443 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
444 system.cpu.iq.FU_type_0::total 401714158 # Type of FU issued
445 system.cpu.iq.rate 2.594466 # Inst issue rate
446 system.cpu.iq.fu_busy_cnt 11824377 # FU busy when requested
447 system.cpu.iq.fu_busy_rate 0.029435 # FU busy rate (busy events/executed inst)
448 system.cpu.iq.int_inst_queue_reads 633974130 # Number of integer instruction queue reads
449 system.cpu.iq.int_inst_queue_writes 260128925 # Number of integer instruction queue writes
450 system.cpu.iq.int_inst_queue_wakeup_accesses 234699525 # Number of integer instruction queue wakeup accesses
451 system.cpu.iq.fp_inst_queue_reads 336784255 # Number of floating instruction queue reads
452 system.cpu.iq.fp_inst_queue_writes 180440959 # Number of floating instruction queue writes
453 system.cpu.iq.fp_inst_queue_wakeup_accesses 161353653 # Number of floating instruction queue wakeup accesses
454 system.cpu.iq.int_alu_accesses 241409796 # Number of integer alu accesses
455 system.cpu.iq.fp_alu_accesses 172095158 # Number of floating point alu accesses
456 system.cpu.iew.lsq.thread0.forwLoads 15058802 # Number of loads that had data forwarded from stores
457 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
458 system.cpu.iew.lsq.thread0.squashedLoads 9919378 # Number of loads squashed
459 system.cpu.iew.lsq.thread0.ignoredResponses 112340 # Number of memory responses ignored because the instruction is squashed
460 system.cpu.iew.lsq.thread0.memOrderViolation 48844 # Number of memory ordering violations
461 system.cpu.iew.lsq.thread0.squashedStores 7058733 # Number of stores squashed
462 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
463 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
464 system.cpu.iew.lsq.thread0.rescheduledLoads 260875 # Number of loads that were rescheduled
465 system.cpu.iew.lsq.thread0.cacheBlocked 3830 # Number of times an access to memory failed due to the cache being blocked
466 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
467 system.cpu.iew.iewSquashCycles 4871142 # Number of cycles IEW is squashing
468 system.cpu.iew.iewBlockCycles 2518143 # Number of cycles IEW is blocking
469 system.cpu.iew.iewUnblockCycles 371002 # Number of cycles IEW is unblocking
470 system.cpu.iew.iewDispatchedInsts 432897365 # Number of instructions dispatched to IQ
471 system.cpu.iew.iewDispSquashedInsts 126094 # Number of squashed instructions skipped by dispatch
472 system.cpu.iew.iewDispLoadInsts 104673865 # Number of dispatched load instructions
473 system.cpu.iew.iewDispStoreInsts 80579462 # Number of dispatched store instructions
474 system.cpu.iew.iewDispNonSpecInsts 290 # Number of dispatched non-speculative instructions
475 system.cpu.iew.iewIQFullEvents 87 # Number of times the IQ has become full, causing a stall
476 system.cpu.iew.iewLSQFullEvents 80 # Number of times the LSQ has become full, causing a stall
477 system.cpu.iew.memOrderViolationEvents 48844 # Number of memory order violations
478 system.cpu.iew.predictedTakenIncorrect 943634 # Number of branches that were predicted taken incorrectly
479 system.cpu.iew.predictedNotTakenIncorrect 406077 # Number of branches that were predicted not taken incorrectly
480 system.cpu.iew.branchMispredicts 1349711 # Number of branch mispredicts detected at execute
481 system.cpu.iew.iewExecutedInsts 398212292 # Number of executed instructions
482 system.cpu.iew.iewExecLoadInsts 101925424 # Number of load instructions executed
483 system.cpu.iew.iewExecSquashedInsts 3501866 # Number of squashed instructions skipped in execute
484 system.cpu.iew.exec_swp 0 # number of swp insts executed
485 system.cpu.iew.exec_nop 24782349 # number of nop insts executed
486 system.cpu.iew.exec_refs 180360292 # number of memory reference insts executed
487 system.cpu.iew.exec_branches 46546611 # Number of branches executed
488 system.cpu.iew.exec_stores 78434868 # Number of stores executed
489 system.cpu.iew.exec_rate 2.571849 # Inst execution rate
490 system.cpu.iew.wb_sent 396683492 # cumulative count of insts sent to commit
491 system.cpu.iew.wb_count 396053178 # cumulative count of insts written-back
492 system.cpu.iew.wb_producers 193508627 # num instructions producing a value
493 system.cpu.iew.wb_consumers 271030051 # num instructions consuming a value
494 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
495 system.cpu.iew.wb_rate 2.557905 # insts written-back per cycle
496 system.cpu.iew.wb_fanout 0.713975 # average fanout of values written-back
497 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
498 system.cpu.commit.commitSquashedInsts 34263124 # The number of squashed insts skipped by commit
499 system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
500 system.cpu.commit.branchMispredicts 1195351 # The number of times a branch was mispredicted
501 system.cpu.commit.committed_per_cycle::samples 149663456 # Number of insts commited each cycle
502 system.cpu.commit.committed_per_cycle::mean 2.663740 # Number of insts commited each cycle
503 system.cpu.commit.committed_per_cycle::stdev 2.995900 # Number of insts commited each cycle
504 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
505 system.cpu.commit.committed_per_cycle::0 55327244 36.97% 36.97% # Number of insts commited each cycle
506 system.cpu.commit.committed_per_cycle::1 22535122 15.06% 52.02% # Number of insts commited each cycle
507 system.cpu.commit.committed_per_cycle::2 13022576 8.70% 60.73% # Number of insts commited each cycle
508 system.cpu.commit.committed_per_cycle::3 11475094 7.67% 68.39% # Number of insts commited each cycle
509 system.cpu.commit.committed_per_cycle::4 8197799 5.48% 73.87% # Number of insts commited each cycle
510 system.cpu.commit.committed_per_cycle::5 5452875 3.64% 77.51% # Number of insts commited each cycle
511 system.cpu.commit.committed_per_cycle::6 5172237 3.46% 80.97% # Number of insts commited each cycle
512 system.cpu.commit.committed_per_cycle::7 3274038 2.19% 83.16% # Number of insts commited each cycle
513 system.cpu.commit.committed_per_cycle::8 25206471 16.84% 100.00% # Number of insts commited each cycle
514 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
515 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
516 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
517 system.cpu.commit.committed_per_cycle::total 149663456 # Number of insts commited each cycle
518 system.cpu.commit.committedInsts 398664583 # Number of instructions committed
519 system.cpu.commit.committedOps 398664583 # Number of ops (including micro ops) committed
520 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
521 system.cpu.commit.refs 168275216 # Number of memory references committed
522 system.cpu.commit.loads 94754487 # Number of loads committed
523 system.cpu.commit.membars 0 # Number of memory barriers committed
524 system.cpu.commit.branches 44587533 # Number of branches committed
525 system.cpu.commit.fp_insts 155295106 # Number of committed floating point instructions.
526 system.cpu.commit.int_insts 316365839 # Number of committed integer instructions.
527 system.cpu.commit.function_calls 8007752 # Number of function calls committed.
528 system.cpu.commit.bw_lim_events 25206471 # number cycles where commit BW limit reached
529 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
530 system.cpu.rob.rob_reads 557381715 # The number of ROB reads
531 system.cpu.rob.rob_writes 870735186 # The number of ROB writes
532 system.cpu.timesIdled 3600 # Number of times that the entire CPU went into an idle state and unscheduled itself
533 system.cpu.idleCycles 300404 # Total number of cycles that the CPU has spent unscheduled due to idling
534 system.cpu.committedInsts 375574808 # Number of Instructions Simulated
535 system.cpu.committedOps 375574808 # Number of Ops (including micro ops) Simulated
536 system.cpu.committedInsts_total 375574808 # Number of Instructions Simulated
537 system.cpu.cpi 0.412261 # CPI: Cycles Per Instruction
538 system.cpu.cpi_total 0.412261 # CPI: Total CPI of All Threads
539 system.cpu.ipc 2.425645 # IPC: Instructions Per Cycle
540 system.cpu.ipc_total 2.425645 # IPC: Total IPC of All Threads
541 system.cpu.int_regfile_reads 398046268 # number of integer regfile reads
542 system.cpu.int_regfile_writes 170097469 # number of integer regfile writes
543 system.cpu.fp_regfile_reads 156518592 # number of floating regfile reads
544 system.cpu.fp_regfile_writes 104028166 # number of floating regfile writes
545 system.cpu.misc_regfile_reads 350572 # number of misc regfile reads
546 system.cpu.misc_regfile_writes 1 # number of misc regfile writes
547 system.cpu.toL2Bus.throughput 7364950 # Throughput (bytes/s)
548 system.cpu.toL2Bus.trans_dist::ReadReq 5055 # Transaction distribution
549 system.cpu.toL2Bus.trans_dist::ReadResp 5055 # Transaction distribution
550 system.cpu.toL2Bus.trans_dist::Writeback 661 # Transaction distribution
551 system.cpu.toL2Bus.trans_dist::ReadExReq 3193 # Transaction distribution
552 system.cpu.toL2Bus.trans_dist::ReadExResp 3193 # Transaction distribution
553 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 8124 # Packet count per connected master and slave (bytes)
554 system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9033 # Packet count per connected master and slave (bytes)
555 system.cpu.toL2Bus.pkt_count::total 17157 # Packet count per connected master and slave (bytes)
556 system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 259968 # Cumulative packet size per connected master and slave (bytes)
557 system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 310208 # Cumulative packet size per connected master and slave (bytes)
558 system.cpu.toL2Bus.tot_pkt_size::total 570176 # Cumulative packet size per connected master and slave (bytes)
559 system.cpu.toL2Bus.data_through_bus 570176 # Total data (bytes)
560 system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
561 system.cpu.toL2Bus.reqLayer0.occupancy 5115500 # Layer occupancy (ticks)
562 system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
563 system.cpu.toL2Bus.respLayer0.occupancy 6740250 # Layer occupancy (ticks)
564 system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
565 system.cpu.toL2Bus.respLayer1.occupancy 6663250 # Layer occupancy (ticks)
566 system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
567 system.cpu.icache.tags.replacements 2135 # number of replacements
568 system.cpu.icache.tags.tagsinuse 1832.551439 # Cycle average of tags in use
569 system.cpu.icache.tags.total_refs 50215552 # Total number of references to valid blocks.
570 system.cpu.icache.tags.sampled_refs 4062 # Sample count of references to valid blocks.
571 system.cpu.icache.tags.avg_refs 12362.272772 # Average number of references to valid blocks.
572 system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
573 system.cpu.icache.tags.occ_blocks::cpu.inst 1832.551439 # Average occupied blocks per requestor
574 system.cpu.icache.tags.occ_percent::cpu.inst 0.894801 # Average percentage of cache occupancy
575 system.cpu.icache.tags.occ_percent::total 0.894801 # Average percentage of cache occupancy
576 system.cpu.icache.tags.occ_task_id_blocks::1024 1927 # Occupied blocks per task id
577 system.cpu.icache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id
578 system.cpu.icache.tags.age_task_id_blocks_1024::1 149 # Occupied blocks per task id
579 system.cpu.icache.tags.age_task_id_blocks_1024::2 309 # Occupied blocks per task id
580 system.cpu.icache.tags.age_task_id_blocks_1024::4 1346 # Occupied blocks per task id
581 system.cpu.icache.tags.occ_task_id_percent::1024 0.940918 # Percentage of cache occupancy per task id
582 system.cpu.icache.tags.tag_accesses 100446404 # Number of tag accesses
583 system.cpu.icache.tags.data_accesses 100446404 # Number of data accesses
584 system.cpu.icache.ReadReq_hits::cpu.inst 50215552 # number of ReadReq hits
585 system.cpu.icache.ReadReq_hits::total 50215552 # number of ReadReq hits
586 system.cpu.icache.demand_hits::cpu.inst 50215552 # number of demand (read+write) hits
587 system.cpu.icache.demand_hits::total 50215552 # number of demand (read+write) hits
588 system.cpu.icache.overall_hits::cpu.inst 50215552 # number of overall hits
589 system.cpu.icache.overall_hits::total 50215552 # number of overall hits
590 system.cpu.icache.ReadReq_misses::cpu.inst 5619 # number of ReadReq misses
591 system.cpu.icache.ReadReq_misses::total 5619 # number of ReadReq misses
592 system.cpu.icache.demand_misses::cpu.inst 5619 # number of demand (read+write) misses
593 system.cpu.icache.demand_misses::total 5619 # number of demand (read+write) misses
594 system.cpu.icache.overall_misses::cpu.inst 5619 # number of overall misses
595 system.cpu.icache.overall_misses::total 5619 # number of overall misses
596 system.cpu.icache.ReadReq_miss_latency::cpu.inst 332785750 # number of ReadReq miss cycles
597 system.cpu.icache.ReadReq_miss_latency::total 332785750 # number of ReadReq miss cycles
598 system.cpu.icache.demand_miss_latency::cpu.inst 332785750 # number of demand (read+write) miss cycles
599 system.cpu.icache.demand_miss_latency::total 332785750 # number of demand (read+write) miss cycles
600 system.cpu.icache.overall_miss_latency::cpu.inst 332785750 # number of overall miss cycles
601 system.cpu.icache.overall_miss_latency::total 332785750 # number of overall miss cycles
602 system.cpu.icache.ReadReq_accesses::cpu.inst 50221171 # number of ReadReq accesses(hits+misses)
603 system.cpu.icache.ReadReq_accesses::total 50221171 # number of ReadReq accesses(hits+misses)
604 system.cpu.icache.demand_accesses::cpu.inst 50221171 # number of demand (read+write) accesses
605 system.cpu.icache.demand_accesses::total 50221171 # number of demand (read+write) accesses
606 system.cpu.icache.overall_accesses::cpu.inst 50221171 # number of overall (read+write) accesses
607 system.cpu.icache.overall_accesses::total 50221171 # number of overall (read+write) accesses
608 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000112 # miss rate for ReadReq accesses
609 system.cpu.icache.ReadReq_miss_rate::total 0.000112 # miss rate for ReadReq accesses
610 system.cpu.icache.demand_miss_rate::cpu.inst 0.000112 # miss rate for demand accesses
611 system.cpu.icache.demand_miss_rate::total 0.000112 # miss rate for demand accesses
612 system.cpu.icache.overall_miss_rate::cpu.inst 0.000112 # miss rate for overall accesses
613 system.cpu.icache.overall_miss_rate::total 0.000112 # miss rate for overall accesses
614 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59225.084535 # average ReadReq miss latency
615 system.cpu.icache.ReadReq_avg_miss_latency::total 59225.084535 # average ReadReq miss latency
616 system.cpu.icache.demand_avg_miss_latency::cpu.inst 59225.084535 # average overall miss latency
617 system.cpu.icache.demand_avg_miss_latency::total 59225.084535 # average overall miss latency
618 system.cpu.icache.overall_avg_miss_latency::cpu.inst 59225.084535 # average overall miss latency
619 system.cpu.icache.overall_avg_miss_latency::total 59225.084535 # average overall miss latency
620 system.cpu.icache.blocked_cycles::no_mshrs 251 # number of cycles access was blocked
621 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
622 system.cpu.icache.blocked::no_mshrs 3 # number of cycles access was blocked
623 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
624 system.cpu.icache.avg_blocked_cycles::no_mshrs 83.666667 # average number of cycles each access was blocked
625 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
626 system.cpu.icache.fast_writes 0 # number of fast writes performed
627 system.cpu.icache.cache_copies 0 # number of cache copies performed
628 system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1557 # number of ReadReq MSHR hits
629 system.cpu.icache.ReadReq_mshr_hits::total 1557 # number of ReadReq MSHR hits
630 system.cpu.icache.demand_mshr_hits::cpu.inst 1557 # number of demand (read+write) MSHR hits
631 system.cpu.icache.demand_mshr_hits::total 1557 # number of demand (read+write) MSHR hits
632 system.cpu.icache.overall_mshr_hits::cpu.inst 1557 # number of overall MSHR hits
633 system.cpu.icache.overall_mshr_hits::total 1557 # number of overall MSHR hits
634 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4062 # number of ReadReq MSHR misses
635 system.cpu.icache.ReadReq_mshr_misses::total 4062 # number of ReadReq MSHR misses
636 system.cpu.icache.demand_mshr_misses::cpu.inst 4062 # number of demand (read+write) MSHR misses
637 system.cpu.icache.demand_mshr_misses::total 4062 # number of demand (read+write) MSHR misses
638 system.cpu.icache.overall_mshr_misses::cpu.inst 4062 # number of overall MSHR misses
639 system.cpu.icache.overall_mshr_misses::total 4062 # number of overall MSHR misses
640 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 250275250 # number of ReadReq MSHR miss cycles
641 system.cpu.icache.ReadReq_mshr_miss_latency::total 250275250 # number of ReadReq MSHR miss cycles
642 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 250275250 # number of demand (read+write) MSHR miss cycles
643 system.cpu.icache.demand_mshr_miss_latency::total 250275250 # number of demand (read+write) MSHR miss cycles
644 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 250275250 # number of overall MSHR miss cycles
645 system.cpu.icache.overall_mshr_miss_latency::total 250275250 # number of overall MSHR miss cycles
646 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for ReadReq accesses
647 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000081 # mshr miss rate for ReadReq accesses
648 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for demand accesses
649 system.cpu.icache.demand_mshr_miss_rate::total 0.000081 # mshr miss rate for demand accesses
650 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for overall accesses
651 system.cpu.icache.overall_mshr_miss_rate::total 0.000081 # mshr miss rate for overall accesses
652 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61613.798621 # average ReadReq mshr miss latency
653 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61613.798621 # average ReadReq mshr miss latency
654 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61613.798621 # average overall mshr miss latency
655 system.cpu.icache.demand_avg_mshr_miss_latency::total 61613.798621 # average overall mshr miss latency
656 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61613.798621 # average overall mshr miss latency
657 system.cpu.icache.overall_avg_mshr_miss_latency::total 61613.798621 # average overall mshr miss latency
658 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
659 system.cpu.l2cache.tags.replacements 0 # number of replacements
660 system.cpu.l2cache.tags.tagsinuse 4014.912123 # Cycle average of tags in use
661 system.cpu.l2cache.tags.total_refs 831 # Total number of references to valid blocks.
662 system.cpu.l2cache.tags.sampled_refs 4850 # Sample count of references to valid blocks.
663 system.cpu.l2cache.tags.avg_refs 0.171340 # Average number of references to valid blocks.
664 system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
665 system.cpu.l2cache.tags.occ_blocks::writebacks 372.322070 # Average occupied blocks per requestor
666 system.cpu.l2cache.tags.occ_blocks::cpu.inst 2981.516963 # Average occupied blocks per requestor
667 system.cpu.l2cache.tags.occ_blocks::cpu.data 661.073090 # Average occupied blocks per requestor
668 system.cpu.l2cache.tags.occ_percent::writebacks 0.011362 # Average percentage of cache occupancy
669 system.cpu.l2cache.tags.occ_percent::cpu.inst 0.090989 # Average percentage of cache occupancy
670 system.cpu.l2cache.tags.occ_percent::cpu.data 0.020174 # Average percentage of cache occupancy
671 system.cpu.l2cache.tags.occ_percent::total 0.122525 # Average percentage of cache occupancy
672 system.cpu.l2cache.tags.occ_task_id_blocks::1024 4850 # Occupied blocks per task id
673 system.cpu.l2cache.tags.age_task_id_blocks_1024::0 149 # Occupied blocks per task id
674 system.cpu.l2cache.tags.age_task_id_blocks_1024::1 114 # Occupied blocks per task id
675 system.cpu.l2cache.tags.age_task_id_blocks_1024::2 550 # Occupied blocks per task id
676 system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4037 # Occupied blocks per task id
677 system.cpu.l2cache.tags.occ_task_id_percent::1024 0.148010 # Percentage of cache occupancy per task id
678 system.cpu.l2cache.tags.tag_accesses 79315 # Number of tag accesses
679 system.cpu.l2cache.tags.data_accesses 79315 # Number of data accesses
680 system.cpu.l2cache.ReadReq_hits::cpu.inst 609 # number of ReadReq hits
681 system.cpu.l2cache.ReadReq_hits::cpu.data 133 # number of ReadReq hits
682 system.cpu.l2cache.ReadReq_hits::total 742 # number of ReadReq hits
683 system.cpu.l2cache.Writeback_hits::writebacks 661 # number of Writeback hits
684 system.cpu.l2cache.Writeback_hits::total 661 # number of Writeback hits
685 system.cpu.l2cache.ReadExReq_hits::cpu.data 61 # number of ReadExReq hits
686 system.cpu.l2cache.ReadExReq_hits::total 61 # number of ReadExReq hits
687 system.cpu.l2cache.demand_hits::cpu.inst 609 # number of demand (read+write) hits
688 system.cpu.l2cache.demand_hits::cpu.data 194 # number of demand (read+write) hits
689 system.cpu.l2cache.demand_hits::total 803 # number of demand (read+write) hits
690 system.cpu.l2cache.overall_hits::cpu.inst 609 # number of overall hits
691 system.cpu.l2cache.overall_hits::cpu.data 194 # number of overall hits
692 system.cpu.l2cache.overall_hits::total 803 # number of overall hits
693 system.cpu.l2cache.ReadReq_misses::cpu.inst 3453 # number of ReadReq misses
694 system.cpu.l2cache.ReadReq_misses::cpu.data 860 # number of ReadReq misses
695 system.cpu.l2cache.ReadReq_misses::total 4313 # number of ReadReq misses
696 system.cpu.l2cache.ReadExReq_misses::cpu.data 3132 # number of ReadExReq misses
697 system.cpu.l2cache.ReadExReq_misses::total 3132 # number of ReadExReq misses
698 system.cpu.l2cache.demand_misses::cpu.inst 3453 # number of demand (read+write) misses
699 system.cpu.l2cache.demand_misses::cpu.data 3992 # number of demand (read+write) misses
700 system.cpu.l2cache.demand_misses::total 7445 # number of demand (read+write) misses
701 system.cpu.l2cache.overall_misses::cpu.inst 3453 # number of overall misses
702 system.cpu.l2cache.overall_misses::cpu.data 3992 # number of overall misses
703 system.cpu.l2cache.overall_misses::total 7445 # number of overall misses
704 system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 240112000 # number of ReadReq miss cycles
705 system.cpu.l2cache.ReadReq_miss_latency::cpu.data 66837250 # number of ReadReq miss cycles
706 system.cpu.l2cache.ReadReq_miss_latency::total 306949250 # number of ReadReq miss cycles
707 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 229848000 # number of ReadExReq miss cycles
708 system.cpu.l2cache.ReadExReq_miss_latency::total 229848000 # number of ReadExReq miss cycles
709 system.cpu.l2cache.demand_miss_latency::cpu.inst 240112000 # number of demand (read+write) miss cycles
710 system.cpu.l2cache.demand_miss_latency::cpu.data 296685250 # number of demand (read+write) miss cycles
711 system.cpu.l2cache.demand_miss_latency::total 536797250 # number of demand (read+write) miss cycles
712 system.cpu.l2cache.overall_miss_latency::cpu.inst 240112000 # number of overall miss cycles
713 system.cpu.l2cache.overall_miss_latency::cpu.data 296685250 # number of overall miss cycles
714 system.cpu.l2cache.overall_miss_latency::total 536797250 # number of overall miss cycles
715 system.cpu.l2cache.ReadReq_accesses::cpu.inst 4062 # number of ReadReq accesses(hits+misses)
716 system.cpu.l2cache.ReadReq_accesses::cpu.data 993 # number of ReadReq accesses(hits+misses)
717 system.cpu.l2cache.ReadReq_accesses::total 5055 # number of ReadReq accesses(hits+misses)
718 system.cpu.l2cache.Writeback_accesses::writebacks 661 # number of Writeback accesses(hits+misses)
719 system.cpu.l2cache.Writeback_accesses::total 661 # number of Writeback accesses(hits+misses)
720 system.cpu.l2cache.ReadExReq_accesses::cpu.data 3193 # number of ReadExReq accesses(hits+misses)
721 system.cpu.l2cache.ReadExReq_accesses::total 3193 # number of ReadExReq accesses(hits+misses)
722 system.cpu.l2cache.demand_accesses::cpu.inst 4062 # number of demand (read+write) accesses
723 system.cpu.l2cache.demand_accesses::cpu.data 4186 # number of demand (read+write) accesses
724 system.cpu.l2cache.demand_accesses::total 8248 # number of demand (read+write) accesses
725 system.cpu.l2cache.overall_accesses::cpu.inst 4062 # number of overall (read+write) accesses
726 system.cpu.l2cache.overall_accesses::cpu.data 4186 # number of overall (read+write) accesses
727 system.cpu.l2cache.overall_accesses::total 8248 # number of overall (read+write) accesses
728 system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.850074 # miss rate for ReadReq accesses
729 system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.866062 # miss rate for ReadReq accesses
730 system.cpu.l2cache.ReadReq_miss_rate::total 0.853215 # miss rate for ReadReq accesses
731 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.980896 # miss rate for ReadExReq accesses
732 system.cpu.l2cache.ReadExReq_miss_rate::total 0.980896 # miss rate for ReadExReq accesses
733 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.850074 # miss rate for demand accesses
734 system.cpu.l2cache.demand_miss_rate::cpu.data 0.953655 # miss rate for demand accesses
735 system.cpu.l2cache.demand_miss_rate::total 0.902643 # miss rate for demand accesses
736 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.850074 # miss rate for overall accesses
737 system.cpu.l2cache.overall_miss_rate::cpu.data 0.953655 # miss rate for overall accesses
738 system.cpu.l2cache.overall_miss_rate::total 0.902643 # miss rate for overall accesses
739 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69537.214017 # average ReadReq miss latency
740 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77717.732558 # average ReadReq miss latency
741 system.cpu.l2cache.ReadReq_avg_miss_latency::total 71168.386274 # average ReadReq miss latency
742 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73386.973180 # average ReadExReq miss latency
743 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73386.973180 # average ReadExReq miss latency
744 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69537.214017 # average overall miss latency
745 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74319.952405 # average overall miss latency
746 system.cpu.l2cache.demand_avg_miss_latency::total 72101.712559 # average overall miss latency
747 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69537.214017 # average overall miss latency
748 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74319.952405 # average overall miss latency
749 system.cpu.l2cache.overall_avg_miss_latency::total 72101.712559 # average overall miss latency
750 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
751 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
752 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
753 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
754 system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
755 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
756 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
757 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
758 system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3453 # number of ReadReq MSHR misses
759 system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 860 # number of ReadReq MSHR misses
760 system.cpu.l2cache.ReadReq_mshr_misses::total 4313 # number of ReadReq MSHR misses
761 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3132 # number of ReadExReq MSHR misses
762 system.cpu.l2cache.ReadExReq_mshr_misses::total 3132 # number of ReadExReq MSHR misses
763 system.cpu.l2cache.demand_mshr_misses::cpu.inst 3453 # number of demand (read+write) MSHR misses
764 system.cpu.l2cache.demand_mshr_misses::cpu.data 3992 # number of demand (read+write) MSHR misses
765 system.cpu.l2cache.demand_mshr_misses::total 7445 # number of demand (read+write) MSHR misses
766 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3453 # number of overall MSHR misses
767 system.cpu.l2cache.overall_mshr_misses::cpu.data 3992 # number of overall MSHR misses
768 system.cpu.l2cache.overall_mshr_misses::total 7445 # number of overall MSHR misses
769 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 196358500 # number of ReadReq MSHR miss cycles
770 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 56239750 # number of ReadReq MSHR miss cycles
771 system.cpu.l2cache.ReadReq_mshr_miss_latency::total 252598250 # number of ReadReq MSHR miss cycles
772 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 191312000 # number of ReadExReq MSHR miss cycles
773 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 191312000 # number of ReadExReq MSHR miss cycles
774 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 196358500 # number of demand (read+write) MSHR miss cycles
775 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 247551750 # number of demand (read+write) MSHR miss cycles
776 system.cpu.l2cache.demand_mshr_miss_latency::total 443910250 # number of demand (read+write) MSHR miss cycles
777 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 196358500 # number of overall MSHR miss cycles
778 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 247551750 # number of overall MSHR miss cycles
779 system.cpu.l2cache.overall_mshr_miss_latency::total 443910250 # number of overall MSHR miss cycles
780 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.850074 # mshr miss rate for ReadReq accesses
781 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.866062 # mshr miss rate for ReadReq accesses
782 system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.853215 # mshr miss rate for ReadReq accesses
783 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.980896 # mshr miss rate for ReadExReq accesses
784 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.980896 # mshr miss rate for ReadExReq accesses
785 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.850074 # mshr miss rate for demand accesses
786 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.953655 # mshr miss rate for demand accesses
787 system.cpu.l2cache.demand_mshr_miss_rate::total 0.902643 # mshr miss rate for demand accesses
788 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.850074 # mshr miss rate for overall accesses
789 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.953655 # mshr miss rate for overall accesses
790 system.cpu.l2cache.overall_mshr_miss_rate::total 0.902643 # mshr miss rate for overall accesses
791 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56866.058500 # average ReadReq mshr miss latency
792 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 65395.058140 # average ReadReq mshr miss latency
793 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58566.716902 # average ReadReq mshr miss latency
794 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61083.014049 # average ReadExReq mshr miss latency
795 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61083.014049 # average ReadExReq mshr miss latency
796 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56866.058500 # average overall mshr miss latency
797 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62011.961423 # average overall mshr miss latency
798 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59625.285426 # average overall mshr miss latency
799 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56866.058500 # average overall mshr miss latency
800 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62011.961423 # average overall mshr miss latency
801 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59625.285426 # average overall mshr miss latency
802 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
803 system.cpu.dcache.tags.replacements 784 # number of replacements
804 system.cpu.dcache.tags.tagsinuse 3296.614513 # Cycle average of tags in use
805 system.cpu.dcache.tags.total_refs 159974752 # Total number of references to valid blocks.
806 system.cpu.dcache.tags.sampled_refs 4186 # Sample count of references to valid blocks.
807 system.cpu.dcache.tags.avg_refs 38216.615385 # Average number of references to valid blocks.
808 system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
809 system.cpu.dcache.tags.occ_blocks::cpu.data 3296.614513 # Average occupied blocks per requestor
810 system.cpu.dcache.tags.occ_percent::cpu.data 0.804838 # Average percentage of cache occupancy
811 system.cpu.dcache.tags.occ_percent::total 0.804838 # Average percentage of cache occupancy
812 system.cpu.dcache.tags.occ_task_id_blocks::1024 3402 # Occupied blocks per task id
813 system.cpu.dcache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
814 system.cpu.dcache.tags.age_task_id_blocks_1024::1 17 # Occupied blocks per task id
815 system.cpu.dcache.tags.age_task_id_blocks_1024::2 214 # Occupied blocks per task id
816 system.cpu.dcache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id
817 system.cpu.dcache.tags.age_task_id_blocks_1024::4 3118 # Occupied blocks per task id
818 system.cpu.dcache.tags.occ_task_id_percent::1024 0.830566 # Percentage of cache occupancy per task id
819 system.cpu.dcache.tags.tag_accesses 319997054 # Number of tag accesses
820 system.cpu.dcache.tags.data_accesses 319997054 # Number of data accesses
821 system.cpu.dcache.ReadReq_hits::cpu.data 86473896 # number of ReadReq hits
822 system.cpu.dcache.ReadReq_hits::total 86473896 # number of ReadReq hits
823 system.cpu.dcache.WriteReq_hits::cpu.data 73500850 # number of WriteReq hits
824 system.cpu.dcache.WriteReq_hits::total 73500850 # number of WriteReq hits
825 system.cpu.dcache.LoadLockedReq_hits::cpu.data 6 # number of LoadLockedReq hits
826 system.cpu.dcache.LoadLockedReq_hits::total 6 # number of LoadLockedReq hits
827 system.cpu.dcache.demand_hits::cpu.data 159974746 # number of demand (read+write) hits
828 system.cpu.dcache.demand_hits::total 159974746 # number of demand (read+write) hits
829 system.cpu.dcache.overall_hits::cpu.data 159974746 # number of overall hits
830 system.cpu.dcache.overall_hits::total 159974746 # number of overall hits
831 system.cpu.dcache.ReadReq_misses::cpu.data 1803 # number of ReadReq misses
832 system.cpu.dcache.ReadReq_misses::total 1803 # number of ReadReq misses
833 system.cpu.dcache.WriteReq_misses::cpu.data 19879 # number of WriteReq misses
834 system.cpu.dcache.WriteReq_misses::total 19879 # number of WriteReq misses
835 system.cpu.dcache.demand_misses::cpu.data 21682 # number of demand (read+write) misses
836 system.cpu.dcache.demand_misses::total 21682 # number of demand (read+write) misses
837 system.cpu.dcache.overall_misses::cpu.data 21682 # number of overall misses
838 system.cpu.dcache.overall_misses::total 21682 # number of overall misses
839 system.cpu.dcache.ReadReq_miss_latency::cpu.data 116178750 # number of ReadReq miss cycles
840 system.cpu.dcache.ReadReq_miss_latency::total 116178750 # number of ReadReq miss cycles
841 system.cpu.dcache.WriteReq_miss_latency::cpu.data 1100405079 # number of WriteReq miss cycles
842 system.cpu.dcache.WriteReq_miss_latency::total 1100405079 # number of WriteReq miss cycles
843 system.cpu.dcache.demand_miss_latency::cpu.data 1216583829 # number of demand (read+write) miss cycles
844 system.cpu.dcache.demand_miss_latency::total 1216583829 # number of demand (read+write) miss cycles
845 system.cpu.dcache.overall_miss_latency::cpu.data 1216583829 # number of overall miss cycles
846 system.cpu.dcache.overall_miss_latency::total 1216583829 # number of overall miss cycles
847 system.cpu.dcache.ReadReq_accesses::cpu.data 86475699 # number of ReadReq accesses(hits+misses)
848 system.cpu.dcache.ReadReq_accesses::total 86475699 # number of ReadReq accesses(hits+misses)
849 system.cpu.dcache.WriteReq_accesses::cpu.data 73520729 # number of WriteReq accesses(hits+misses)
850 system.cpu.dcache.WriteReq_accesses::total 73520729 # number of WriteReq accesses(hits+misses)
851 system.cpu.dcache.LoadLockedReq_accesses::cpu.data 6 # number of LoadLockedReq accesses(hits+misses)
852 system.cpu.dcache.LoadLockedReq_accesses::total 6 # number of LoadLockedReq accesses(hits+misses)
853 system.cpu.dcache.demand_accesses::cpu.data 159996428 # number of demand (read+write) accesses
854 system.cpu.dcache.demand_accesses::total 159996428 # number of demand (read+write) accesses
855 system.cpu.dcache.overall_accesses::cpu.data 159996428 # number of overall (read+write) accesses
856 system.cpu.dcache.overall_accesses::total 159996428 # number of overall (read+write) accesses
857 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000021 # miss rate for ReadReq accesses
858 system.cpu.dcache.ReadReq_miss_rate::total 0.000021 # miss rate for ReadReq accesses
859 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000270 # miss rate for WriteReq accesses
860 system.cpu.dcache.WriteReq_miss_rate::total 0.000270 # miss rate for WriteReq accesses
861 system.cpu.dcache.demand_miss_rate::cpu.data 0.000136 # miss rate for demand accesses
862 system.cpu.dcache.demand_miss_rate::total 0.000136 # miss rate for demand accesses
863 system.cpu.dcache.overall_miss_rate::cpu.data 0.000136 # miss rate for overall accesses
864 system.cpu.dcache.overall_miss_rate::total 0.000136 # miss rate for overall accesses
865 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64436.356073 # average ReadReq miss latency
866 system.cpu.dcache.ReadReq_avg_miss_latency::total 64436.356073 # average ReadReq miss latency
867 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55355.152623 # average WriteReq miss latency
868 system.cpu.dcache.WriteReq_avg_miss_latency::total 55355.152623 # average WriteReq miss latency
869 system.cpu.dcache.demand_avg_miss_latency::cpu.data 56110.314039 # average overall miss latency
870 system.cpu.dcache.demand_avg_miss_latency::total 56110.314039 # average overall miss latency
871 system.cpu.dcache.overall_avg_miss_latency::cpu.data 56110.314039 # average overall miss latency
872 system.cpu.dcache.overall_avg_miss_latency::total 56110.314039 # average overall miss latency
873 system.cpu.dcache.blocked_cycles::no_mshrs 40445 # number of cycles access was blocked
874 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
875 system.cpu.dcache.blocked::no_mshrs 670 # number of cycles access was blocked
876 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
877 system.cpu.dcache.avg_blocked_cycles::no_mshrs 60.365672 # average number of cycles each access was blocked
878 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
879 system.cpu.dcache.fast_writes 0 # number of fast writes performed
880 system.cpu.dcache.cache_copies 0 # number of cache copies performed
881 system.cpu.dcache.writebacks::writebacks 661 # number of writebacks
882 system.cpu.dcache.writebacks::total 661 # number of writebacks
883 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 810 # number of ReadReq MSHR hits
884 system.cpu.dcache.ReadReq_mshr_hits::total 810 # number of ReadReq MSHR hits
885 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16686 # number of WriteReq MSHR hits
886 system.cpu.dcache.WriteReq_mshr_hits::total 16686 # number of WriteReq MSHR hits
887 system.cpu.dcache.demand_mshr_hits::cpu.data 17496 # number of demand (read+write) MSHR hits
888 system.cpu.dcache.demand_mshr_hits::total 17496 # number of demand (read+write) MSHR hits
889 system.cpu.dcache.overall_mshr_hits::cpu.data 17496 # number of overall MSHR hits
890 system.cpu.dcache.overall_mshr_hits::total 17496 # number of overall MSHR hits
891 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 993 # number of ReadReq MSHR misses
892 system.cpu.dcache.ReadReq_mshr_misses::total 993 # number of ReadReq MSHR misses
893 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3193 # number of WriteReq MSHR misses
894 system.cpu.dcache.WriteReq_mshr_misses::total 3193 # number of WriteReq MSHR misses
895 system.cpu.dcache.demand_mshr_misses::cpu.data 4186 # number of demand (read+write) MSHR misses
896 system.cpu.dcache.demand_mshr_misses::total 4186 # number of demand (read+write) MSHR misses
897 system.cpu.dcache.overall_mshr_misses::cpu.data 4186 # number of overall MSHR misses
898 system.cpu.dcache.overall_mshr_misses::total 4186 # number of overall MSHR misses
899 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 69211250 # number of ReadReq MSHR miss cycles
900 system.cpu.dcache.ReadReq_mshr_miss_latency::total 69211250 # number of ReadReq MSHR miss cycles
901 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 233753500 # number of WriteReq MSHR miss cycles
902 system.cpu.dcache.WriteReq_mshr_miss_latency::total 233753500 # number of WriteReq MSHR miss cycles
903 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 302964750 # number of demand (read+write) MSHR miss cycles
904 system.cpu.dcache.demand_mshr_miss_latency::total 302964750 # number of demand (read+write) MSHR miss cycles
905 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 302964750 # number of overall MSHR miss cycles
906 system.cpu.dcache.overall_mshr_miss_latency::total 302964750 # number of overall MSHR miss cycles
907 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000011 # mshr miss rate for ReadReq accesses
908 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000011 # mshr miss rate for ReadReq accesses
909 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000043 # mshr miss rate for WriteReq accesses
910 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000043 # mshr miss rate for WriteReq accesses
911 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for demand accesses
912 system.cpu.dcache.demand_mshr_miss_rate::total 0.000026 # mshr miss rate for demand accesses
913 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for overall accesses
914 system.cpu.dcache.overall_mshr_miss_rate::total 0.000026 # mshr miss rate for overall accesses
915 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69699.144008 # average ReadReq mshr miss latency
916 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69699.144008 # average ReadReq mshr miss latency
917 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73208.111494 # average WriteReq mshr miss latency
918 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73208.111494 # average WriteReq mshr miss latency
919 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72375.716675 # average overall mshr miss latency
920 system.cpu.dcache.demand_avg_mshr_miss_latency::total 72375.716675 # average overall mshr miss latency
921 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72375.716675 # average overall mshr miss latency
922 system.cpu.dcache.overall_avg_mshr_miss_latency::total 72375.716675 # average overall mshr miss latency
923 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
925 ---------- End Simulation Statistics ----------
projects / gem5.git / blob