2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.023661 # Number of seconds simulated
4 sim_ticks 23661066000 # Number of ticks simulated
5 final_tick 23661066000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 163409 # Simulator instruction rate (inst/s)
8 host_op_rate 163409 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 45930776 # Simulator tick rate (ticks/s)
10 host_mem_usage 223740 # Number of bytes of host memory used
11 host_seconds 515.15 # Real time elapsed on the host
12 sim_insts 84179709 # Number of instructions simulated
13 sim_ops 84179709 # Number of ops (including micro ops) simulated
14 system.physmem.bytes_read::cpu.inst 197312 # Number of bytes read from this memory
15 system.physmem.bytes_read::cpu.data 138432 # Number of bytes read from this memory
16 system.physmem.bytes_read::total 335744 # Number of bytes read from this memory
17 system.physmem.bytes_inst_read::cpu.inst 197312 # Number of instructions bytes read from this memory
18 system.physmem.bytes_inst_read::total 197312 # Number of instructions bytes read from this memory
19 system.physmem.num_reads::cpu.inst 3083 # Number of read requests responded to by this memory
20 system.physmem.num_reads::cpu.data 2163 # Number of read requests responded to by this memory
21 system.physmem.num_reads::total 5246 # Number of read requests responded to by this memory
22 system.physmem.bw_read::cpu.inst 8339100 # Total read bandwidth from this memory (bytes/s)
23 system.physmem.bw_read::cpu.data 5850624 # Total read bandwidth from this memory (bytes/s)
24 system.physmem.bw_read::total 14189724 # Total read bandwidth from this memory (bytes/s)
25 system.physmem.bw_inst_read::cpu.inst 8339100 # Instruction read bandwidth from this memory (bytes/s)
26 system.physmem.bw_inst_read::total 8339100 # Instruction read bandwidth from this memory (bytes/s)
27 system.physmem.bw_total::cpu.inst 8339100 # Total bandwidth to/from this memory (bytes/s)
28 system.physmem.bw_total::cpu.data 5850624 # Total bandwidth to/from this memory (bytes/s)
29 system.physmem.bw_total::total 14189724 # Total bandwidth to/from this memory (bytes/s)
30 system.cpu.dtb.fetch_hits 0 # ITB hits
31 system.cpu.dtb.fetch_misses 0 # ITB misses
32 system.cpu.dtb.fetch_acv 0 # ITB acv
33 system.cpu.dtb.fetch_accesses 0 # ITB accesses
34 system.cpu.dtb.read_hits 23226472 # DTB read hits
35 system.cpu.dtb.read_misses 199471 # DTB read misses
36 system.cpu.dtb.read_acv 2 # DTB read access violations
37 system.cpu.dtb.read_accesses 23425943 # DTB read accesses
38 system.cpu.dtb.write_hits 7079215 # DTB write hits
39 system.cpu.dtb.write_misses 1341 # DTB write misses
40 system.cpu.dtb.write_acv 3 # DTB write access violations
41 system.cpu.dtb.write_accesses 7080556 # DTB write accesses
42 system.cpu.dtb.data_hits 30305687 # DTB hits
43 system.cpu.dtb.data_misses 200812 # DTB misses
44 system.cpu.dtb.data_acv 5 # DTB access violations
45 system.cpu.dtb.data_accesses 30506499 # DTB accesses
46 system.cpu.itb.fetch_hits 14950241 # ITB hits
47 system.cpu.itb.fetch_misses 107 # ITB misses
48 system.cpu.itb.fetch_acv 0 # ITB acv
49 system.cpu.itb.fetch_accesses 14950348 # ITB accesses
50 system.cpu.itb.read_hits 0 # DTB read hits
51 system.cpu.itb.read_misses 0 # DTB read misses
52 system.cpu.itb.read_acv 0 # DTB read access violations
53 system.cpu.itb.read_accesses 0 # DTB read accesses
54 system.cpu.itb.write_hits 0 # DTB write hits
55 system.cpu.itb.write_misses 0 # DTB write misses
56 system.cpu.itb.write_acv 0 # DTB write access violations
57 system.cpu.itb.write_accesses 0 # DTB write accesses
58 system.cpu.itb.data_hits 0 # DTB hits
59 system.cpu.itb.data_misses 0 # DTB misses
60 system.cpu.itb.data_acv 0 # DTB access violations
61 system.cpu.itb.data_accesses 0 # DTB accesses
62 system.cpu.workload.num_syscalls 389 # Number of system calls
63 system.cpu.numCycles 47322133 # number of cpu cycles simulated
64 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
65 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
66 system.cpu.BPredUnit.lookups 15026940 # Number of BP lookups
67 system.cpu.BPredUnit.condPredicted 10894124 # Number of conditional branches predicted
68 system.cpu.BPredUnit.condIncorrect 964629 # Number of conditional branches incorrect
69 system.cpu.BPredUnit.BTBLookups 8768677 # Number of BTB lookups
70 system.cpu.BPredUnit.BTBHits 7072325 # Number of BTB hits
71 system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
72 system.cpu.BPredUnit.usedRAS 1489344 # Number of times the RAS was used to get a target.
73 system.cpu.BPredUnit.RASInCorrect 3225 # Number of incorrect RAS predictions.
74 system.cpu.fetch.icacheStallCycles 15650036 # Number of cycles fetch is stalled on an Icache miss
75 system.cpu.fetch.Insts 128237375 # Number of instructions fetch has processed
76 system.cpu.fetch.Branches 15026940 # Number of branches that fetch encountered
77 system.cpu.fetch.predictedBranches 8561669 # Number of branches that fetch has predicted taken
78 system.cpu.fetch.Cycles 22385381 # Number of cycles fetch has run and was not squashing or blocked
79 system.cpu.fetch.SquashCycles 4637420 # Number of cycles fetch has spent squashing
80 system.cpu.fetch.BlockedCycles 5548184 # Number of cycles fetch has spent blocked
81 system.cpu.fetch.MiscStallCycles 49 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
82 system.cpu.fetch.PendingTrapStallCycles 2165 # Number of stall cycles due to pending traps
83 system.cpu.fetch.CacheLines 14950241 # Number of cache lines fetched
84 system.cpu.fetch.IcacheSquashes 337394 # Number of outstanding Icache misses that were squashed
85 system.cpu.fetch.rateDist::samples 47225069 # Number of instructions fetched each cycle (Total)
86 system.cpu.fetch.rateDist::mean 2.715451 # Number of instructions fetched each cycle (Total)
87 system.cpu.fetch.rateDist::stdev 3.372476 # Number of instructions fetched each cycle (Total)
88 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
89 system.cpu.fetch.rateDist::0 24839688 52.60% 52.60% # Number of instructions fetched each cycle (Total)
90 system.cpu.fetch.rateDist::1 2391446 5.06% 57.66% # Number of instructions fetched each cycle (Total)
91 system.cpu.fetch.rateDist::2 1209126 2.56% 60.22% # Number of instructions fetched each cycle (Total)
92 system.cpu.fetch.rateDist::3 1776446 3.76% 63.98% # Number of instructions fetched each cycle (Total)
93 system.cpu.fetch.rateDist::4 2802962 5.94% 69.92% # Number of instructions fetched each cycle (Total)
94 system.cpu.fetch.rateDist::5 1171165 2.48% 72.40% # Number of instructions fetched each cycle (Total)
95 system.cpu.fetch.rateDist::6 1227887 2.60% 75.00% # Number of instructions fetched each cycle (Total)
96 system.cpu.fetch.rateDist::7 787448 1.67% 76.67% # Number of instructions fetched each cycle (Total)
97 system.cpu.fetch.rateDist::8 11018901 23.33% 100.00% # Number of instructions fetched each cycle (Total)
98 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
99 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
100 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
101 system.cpu.fetch.rateDist::total 47225069 # Number of instructions fetched each cycle (Total)
102 system.cpu.fetch.branchRate 0.317546 # Number of branch fetches per cycle
103 system.cpu.fetch.rate 2.709882 # Number of inst fetches per cycle
104 system.cpu.decode.IdleCycles 17490874 # Number of cycles decode is idle
105 system.cpu.decode.BlockedCycles 4250840 # Number of cycles decode is blocked
106 system.cpu.decode.RunCycles 20765641 # Number of cycles decode is running
107 system.cpu.decode.UnblockCycles 1090220 # Number of cycles decode is unblocking
108 system.cpu.decode.SquashCycles 3627494 # Number of cycles decode is squashing
109 system.cpu.decode.BranchResolved 2542741 # Number of times decode resolved a branch
110 system.cpu.decode.BranchMispred 12176 # Number of times decode detected a branch misprediction
111 system.cpu.decode.DecodedInsts 125152088 # Number of instructions handled by decode
112 system.cpu.decode.SquashedInsts 32110 # Number of squashed instructions handled by decode
113 system.cpu.rename.SquashCycles 3627494 # Number of cycles rename is squashing
114 system.cpu.rename.IdleCycles 18655906 # Number of cycles rename is idle
115 system.cpu.rename.BlockCycles 966254 # Number of cycles rename is blocking
116 system.cpu.rename.serializeStallCycles 8182 # count of cycles rename stalled for serializing inst
117 system.cpu.rename.RunCycles 20668416 # Number of cycles rename is running
118 system.cpu.rename.UnblockCycles 3298817 # Number of cycles rename is unblocking
119 system.cpu.rename.RenamedInsts 122169743 # Number of instructions processed by rename
120 system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full
121 system.cpu.rename.IQFullEvents 401900 # Number of times rename has blocked due to IQ full
122 system.cpu.rename.LSQFullEvents 2424267 # Number of times rename has blocked due to LSQ full
123 system.cpu.rename.RenamedOperands 89702215 # Number of destination operands rename has renamed
124 system.cpu.rename.RenameLookups 158657740 # Number of register rename lookups that rename has made
125 system.cpu.rename.int_rename_lookups 148914395 # Number of integer rename lookups
126 system.cpu.rename.fp_rename_lookups 9743345 # Number of floating rename lookups
127 system.cpu.rename.CommittedMaps 68427361 # Number of HB maps that are committed
128 system.cpu.rename.UndoneMaps 21274854 # Number of HB maps that are undone due to squashing
129 system.cpu.rename.serializingInsts 1091 # count of serializing insts renamed
130 system.cpu.rename.tempSerializingInsts 1100 # count of temporary serializing insts renamed
131 system.cpu.rename.skidInsts 8739612 # count of insts added to the skid buffer
132 system.cpu.memDep0.insertedLoads 25558040 # Number of loads inserted to the mem dependence unit.
133 system.cpu.memDep0.insertedStores 8300974 # Number of stores inserted to the mem dependence unit.
134 system.cpu.memDep0.conflictingLoads 2604808 # Number of conflicting loads.
135 system.cpu.memDep0.conflictingStores 921406 # Number of conflicting stores.
136 system.cpu.iq.iqInstsAdded 106164029 # Number of instructions added to the IQ (excludes non-spec)
137 system.cpu.iq.iqNonSpecInstsAdded 2236 # Number of non-speculative instructions added to the IQ
138 system.cpu.iq.iqInstsIssued 96990974 # Number of instructions issued
139 system.cpu.iq.iqSquashedInstsIssued 187003 # Number of squashed instructions issued
140 system.cpu.iq.iqSquashedInstsExamined 21520200 # Number of squashed instructions iterated over during squash; mainly for profiling
141 system.cpu.iq.iqSquashedOperandsExamined 16153199 # Number of squashed operands that are examined and possibly removed from graph
142 system.cpu.iq.iqSquashedNonSpecRemoved 1847 # Number of squashed non-spec instructions that were removed
143 system.cpu.iq.issued_per_cycle::samples 47225069 # Number of insts issued each cycle
144 system.cpu.iq.issued_per_cycle::mean 2.053803 # Number of insts issued each cycle
145 system.cpu.iq.issued_per_cycle::stdev 1.875376 # Number of insts issued each cycle
146 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
147 system.cpu.iq.issued_per_cycle::0 12469931 26.41% 26.41% # Number of insts issued each cycle
148 system.cpu.iq.issued_per_cycle::1 9437048 19.98% 46.39% # Number of insts issued each cycle
149 system.cpu.iq.issued_per_cycle::2 8469534 17.93% 64.32% # Number of insts issued each cycle
150 system.cpu.iq.issued_per_cycle::3 6320288 13.38% 77.71% # Number of insts issued each cycle
151 system.cpu.iq.issued_per_cycle::4 4943441 10.47% 88.17% # Number of insts issued each cycle
152 system.cpu.iq.issued_per_cycle::5 2849790 6.03% 94.21% # Number of insts issued each cycle
153 system.cpu.iq.issued_per_cycle::6 1723941 3.65% 97.86% # Number of insts issued each cycle
154 system.cpu.iq.issued_per_cycle::7 801134 1.70% 99.56% # Number of insts issued each cycle
155 system.cpu.iq.issued_per_cycle::8 209962 0.44% 100.00% # Number of insts issued each cycle
156 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
157 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
158 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
159 system.cpu.iq.issued_per_cycle::total 47225069 # Number of insts issued each cycle
160 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
161 system.cpu.iq.fu_full::IntAlu 187127 11.94% 11.94% # attempts to use FU when none available
162 system.cpu.iq.fu_full::IntMult 0 0.00% 11.94% # attempts to use FU when none available
163 system.cpu.iq.fu_full::IntDiv 0 0.00% 11.94% # attempts to use FU when none available
164 system.cpu.iq.fu_full::FloatAdd 172 0.01% 11.95% # attempts to use FU when none available
165 system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.95% # attempts to use FU when none available
166 system.cpu.iq.fu_full::FloatCvt 7127 0.45% 12.40% # attempts to use FU when none available
167 system.cpu.iq.fu_full::FloatMult 5609 0.36% 12.76% # attempts to use FU when none available
168 system.cpu.iq.fu_full::FloatDiv 843370 53.79% 66.55% # attempts to use FU when none available
169 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 66.55% # attempts to use FU when none available
170 system.cpu.iq.fu_full::SimdAdd 0 0.00% 66.55% # attempts to use FU when none available
171 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 66.55% # attempts to use FU when none available
172 system.cpu.iq.fu_full::SimdAlu 0 0.00% 66.55% # attempts to use FU when none available
173 system.cpu.iq.fu_full::SimdCmp 0 0.00% 66.55% # attempts to use FU when none available
174 system.cpu.iq.fu_full::SimdCvt 0 0.00% 66.55% # attempts to use FU when none available
175 system.cpu.iq.fu_full::SimdMisc 0 0.00% 66.55% # attempts to use FU when none available
176 system.cpu.iq.fu_full::SimdMult 0 0.00% 66.55% # attempts to use FU when none available
177 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 66.55% # attempts to use FU when none available
178 system.cpu.iq.fu_full::SimdShift 0 0.00% 66.55% # attempts to use FU when none available
179 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 66.55% # attempts to use FU when none available
180 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 66.55% # attempts to use FU when none available
181 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 66.55% # attempts to use FU when none available
182 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 66.55% # attempts to use FU when none available
183 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 66.55% # attempts to use FU when none available
184 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 66.55% # attempts to use FU when none available
185 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 66.55% # attempts to use FU when none available
186 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 66.55% # attempts to use FU when none available
187 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 66.55% # attempts to use FU when none available
188 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 66.55% # attempts to use FU when none available
189 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 66.55% # attempts to use FU when none available
190 system.cpu.iq.fu_full::MemRead 445220 28.40% 94.95% # attempts to use FU when none available
191 system.cpu.iq.fu_full::MemWrite 79228 5.05% 100.00% # attempts to use FU when none available
192 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
193 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
194 system.cpu.iq.FU_type_0::No_OpClass 7 0.00% 0.00% # Type of FU issued
195 system.cpu.iq.FU_type_0::IntAlu 58991306 60.82% 60.82% # Type of FU issued
196 system.cpu.iq.FU_type_0::IntMult 480706 0.50% 61.32% # Type of FU issued
197 system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.32% # Type of FU issued
198 system.cpu.iq.FU_type_0::FloatAdd 2802495 2.89% 64.21% # Type of FU issued
199 system.cpu.iq.FU_type_0::FloatCmp 115483 0.12% 64.33% # Type of FU issued
200 system.cpu.iq.FU_type_0::FloatCvt 2386219 2.46% 66.79% # Type of FU issued
201 system.cpu.iq.FU_type_0::FloatMult 311493 0.32% 67.11% # Type of FU issued
202 system.cpu.iq.FU_type_0::FloatDiv 759735 0.78% 67.89% # Type of FU issued
203 system.cpu.iq.FU_type_0::FloatSqrt 319 0.00% 67.89% # Type of FU issued
204 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.89% # Type of FU issued
205 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.89% # Type of FU issued
206 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.89% # Type of FU issued
207 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.89% # Type of FU issued
208 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.89% # Type of FU issued
209 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.89% # Type of FU issued
210 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.89% # Type of FU issued
211 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.89% # Type of FU issued
212 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.89% # Type of FU issued
213 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.89% # Type of FU issued
214 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.89% # Type of FU issued
215 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.89% # Type of FU issued
216 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.89% # Type of FU issued
217 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.89% # Type of FU issued
218 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.89% # Type of FU issued
219 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.89% # Type of FU issued
220 system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.89% # Type of FU issued
221 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.89% # Type of FU issued
222 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.89% # Type of FU issued
223 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.89% # Type of FU issued
224 system.cpu.iq.FU_type_0::MemRead 23972181 24.72% 92.61% # Type of FU issued
225 system.cpu.iq.FU_type_0::MemWrite 7171030 7.39% 100.00% # Type of FU issued
226 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
227 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
228 system.cpu.iq.FU_type_0::total 96990974 # Type of FU issued
229 system.cpu.iq.rate 2.049590 # Inst issue rate
230 system.cpu.iq.fu_busy_cnt 1567853 # FU busy when requested
231 system.cpu.iq.fu_busy_rate 0.016165 # FU busy rate (busy events/executed inst)
232 system.cpu.iq.int_inst_queue_reads 227829224 # Number of integer instruction queue reads
233 system.cpu.iq.int_inst_queue_writes 118898019 # Number of integer instruction queue writes
234 system.cpu.iq.int_inst_queue_wakeup_accesses 87368354 # Number of integer instruction queue wakeup accesses
235 system.cpu.iq.fp_inst_queue_reads 15132649 # Number of floating instruction queue reads
236 system.cpu.iq.fp_inst_queue_writes 8823096 # Number of floating instruction queue writes
237 system.cpu.iq.fp_inst_queue_wakeup_accesses 7068677 # Number of floating instruction queue wakeup accesses
238 system.cpu.iq.int_alu_accesses 90563080 # Number of integer alu accesses
239 system.cpu.iq.fp_alu_accesses 7995740 # Number of floating point alu accesses
240 system.cpu.iew.lsq.thread0.forwLoads 1518780 # Number of loads that had data forwarded from stores
241 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
242 system.cpu.iew.lsq.thread0.squashedLoads 5561842 # Number of loads squashed
243 system.cpu.iew.lsq.thread0.ignoredResponses 19579 # Number of memory responses ignored because the instruction is squashed
244 system.cpu.iew.lsq.thread0.memOrderViolation 34790 # Number of memory ordering violations
245 system.cpu.iew.lsq.thread0.squashedStores 1799871 # Number of stores squashed
246 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
247 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
248 system.cpu.iew.lsq.thread0.rescheduledLoads 10514 # Number of loads that were rescheduled
249 system.cpu.iew.lsq.thread0.cacheBlocked 5 # Number of times an access to memory failed due to the cache being blocked
250 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
251 system.cpu.iew.iewSquashCycles 3627494 # Number of cycles IEW is squashing
252 system.cpu.iew.iewBlockCycles 132338 # Number of cycles IEW is blocking
253 system.cpu.iew.iewUnblockCycles 17118 # Number of cycles IEW is unblocking
254 system.cpu.iew.iewDispatchedInsts 116467170 # Number of instructions dispatched to IQ
255 system.cpu.iew.iewDispSquashedInsts 392102 # Number of squashed instructions skipped by dispatch
256 system.cpu.iew.iewDispLoadInsts 25558040 # Number of dispatched load instructions
257 system.cpu.iew.iewDispStoreInsts 8300974 # Number of dispatched store instructions
258 system.cpu.iew.iewDispNonSpecInsts 2236 # Number of dispatched non-speculative instructions
259 system.cpu.iew.iewIQFullEvents 2929 # Number of times the IQ has become full, causing a stall
260 system.cpu.iew.iewLSQFullEvents 49 # Number of times the LSQ has become full, causing a stall
261 system.cpu.iew.memOrderViolationEvents 34790 # Number of memory order violations
262 system.cpu.iew.predictedTakenIncorrect 570155 # Number of branches that were predicted taken incorrectly
263 system.cpu.iew.predictedNotTakenIncorrect 508194 # Number of branches that were predicted not taken incorrectly
264 system.cpu.iew.branchMispredicts 1078349 # Number of branch mispredicts detected at execute
265 system.cpu.iew.iewExecutedInsts 95694648 # Number of executed instructions
266 system.cpu.iew.iewExecLoadInsts 23426609 # Number of load instructions executed
267 system.cpu.iew.iewExecSquashedInsts 1296326 # Number of squashed instructions skipped in execute
268 system.cpu.iew.exec_swp 0 # number of swp insts executed
269 system.cpu.iew.exec_nop 10300905 # number of nop insts executed
270 system.cpu.iew.exec_refs 30507339 # number of memory reference insts executed
271 system.cpu.iew.exec_branches 12077728 # Number of branches executed
272 system.cpu.iew.exec_stores 7080730 # Number of stores executed
273 system.cpu.iew.exec_rate 2.022196 # Inst execution rate
274 system.cpu.iew.wb_sent 94980194 # cumulative count of insts sent to commit
275 system.cpu.iew.wb_count 94437031 # cumulative count of insts written-back
276 system.cpu.iew.wb_producers 64621172 # num instructions producing a value
277 system.cpu.iew.wb_consumers 90003030 # num instructions consuming a value
278 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
279 system.cpu.iew.wb_rate 1.995621 # insts written-back per cycle
280 system.cpu.iew.wb_fanout 0.717989 # average fanout of values written-back
281 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
282 system.cpu.commit.commitSquashedInsts 24565165 # The number of squashed insts skipped by commit
283 system.cpu.commit.commitNonSpecStalls 389 # The number of times commit has been forced to stall to communicate backwards
284 system.cpu.commit.branchMispredicts 952869 # The number of times a branch was mispredicted
285 system.cpu.commit.committed_per_cycle::samples 43597575 # Number of insts commited each cycle
286 system.cpu.commit.committed_per_cycle::mean 2.107985 # Number of insts commited each cycle
287 system.cpu.commit.committed_per_cycle::stdev 2.734489 # Number of insts commited each cycle
288 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
289 system.cpu.commit.committed_per_cycle::0 17052737 39.11% 39.11% # Number of insts commited each cycle
290 system.cpu.commit.committed_per_cycle::1 9973933 22.88% 61.99% # Number of insts commited each cycle
291 system.cpu.commit.committed_per_cycle::2 4509329 10.34% 72.33% # Number of insts commited each cycle
292 system.cpu.commit.committed_per_cycle::3 2295130 5.26% 77.60% # Number of insts commited each cycle
293 system.cpu.commit.committed_per_cycle::4 1618190 3.71% 81.31% # Number of insts commited each cycle
294 system.cpu.commit.committed_per_cycle::5 1123694 2.58% 83.89% # Number of insts commited each cycle
295 system.cpu.commit.committed_per_cycle::6 722585 1.66% 85.55% # Number of insts commited each cycle
296 system.cpu.commit.committed_per_cycle::7 817482 1.88% 87.42% # Number of insts commited each cycle
297 system.cpu.commit.committed_per_cycle::8 5484495 12.58% 100.00% # Number of insts commited each cycle
298 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
299 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
300 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
301 system.cpu.commit.committed_per_cycle::total 43597575 # Number of insts commited each cycle
302 system.cpu.commit.committedInsts 91903055 # Number of instructions committed
303 system.cpu.commit.committedOps 91903055 # Number of ops (including micro ops) committed
304 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
305 system.cpu.commit.refs 26497301 # Number of memory references committed
306 system.cpu.commit.loads 19996198 # Number of loads committed
307 system.cpu.commit.membars 0 # Number of memory barriers committed
308 system.cpu.commit.branches 10240685 # Number of branches committed
309 system.cpu.commit.fp_insts 6862061 # Number of committed floating point instructions.
310 system.cpu.commit.int_insts 79581076 # Number of committed integer instructions.
311 system.cpu.commit.function_calls 1029620 # Number of function calls committed.
312 system.cpu.commit.bw_lim_events 5484495 # number cycles where commit BW limit reached
313 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
314 system.cpu.rob.rob_reads 154580260 # The number of ROB reads
315 system.cpu.rob.rob_writes 236588154 # The number of ROB writes
316 system.cpu.timesIdled 2240 # Number of times that the entire CPU went into an idle state and unscheduled itself
317 system.cpu.idleCycles 97064 # Total number of cycles that the CPU has spent unscheduled due to idling
318 system.cpu.committedInsts 84179709 # Number of Instructions Simulated
319 system.cpu.committedOps 84179709 # Number of Ops (including micro ops) Simulated
320 system.cpu.committedInsts_total 84179709 # Number of Instructions Simulated
321 system.cpu.cpi 0.562156 # CPI: Cycles Per Instruction
322 system.cpu.cpi_total 0.562156 # CPI: Total CPI of All Threads
323 system.cpu.ipc 1.778865 # IPC: Instructions Per Cycle
324 system.cpu.ipc_total 1.778865 # IPC: Total IPC of All Threads
325 system.cpu.int_regfile_reads 129472042 # number of integer regfile reads
326 system.cpu.int_regfile_writes 70778136 # number of integer regfile writes
327 system.cpu.fp_regfile_reads 6192217 # number of floating regfile reads
328 system.cpu.fp_regfile_writes 6050128 # number of floating regfile writes
329 system.cpu.misc_regfile_reads 714420 # number of misc regfile reads
330 system.cpu.misc_regfile_writes 1 # number of misc regfile writes
331 system.cpu.icache.replacements 10236 # number of replacements
332 system.cpu.icache.tagsinuse 1604.355346 # Cycle average of tags in use
333 system.cpu.icache.total_refs 14936697 # Total number of references to valid blocks.
334 system.cpu.icache.sampled_refs 12175 # Sample count of references to valid blocks.
335 system.cpu.icache.avg_refs 1226.833429 # Average number of references to valid blocks.
336 system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
337 system.cpu.icache.occ_blocks::cpu.inst 1604.355346 # Average occupied blocks per requestor
338 system.cpu.icache.occ_percent::cpu.inst 0.783377 # Average percentage of cache occupancy
339 system.cpu.icache.occ_percent::total 0.783377 # Average percentage of cache occupancy
340 system.cpu.icache.ReadReq_hits::cpu.inst 14936697 # number of ReadReq hits
341 system.cpu.icache.ReadReq_hits::total 14936697 # number of ReadReq hits
342 system.cpu.icache.demand_hits::cpu.inst 14936697 # number of demand (read+write) hits
343 system.cpu.icache.demand_hits::total 14936697 # number of demand (read+write) hits
344 system.cpu.icache.overall_hits::cpu.inst 14936697 # number of overall hits
345 system.cpu.icache.overall_hits::total 14936697 # number of overall hits
346 system.cpu.icache.ReadReq_misses::cpu.inst 13544 # number of ReadReq misses
347 system.cpu.icache.ReadReq_misses::total 13544 # number of ReadReq misses
348 system.cpu.icache.demand_misses::cpu.inst 13544 # number of demand (read+write) misses
349 system.cpu.icache.demand_misses::total 13544 # number of demand (read+write) misses
350 system.cpu.icache.overall_misses::cpu.inst 13544 # number of overall misses
351 system.cpu.icache.overall_misses::total 13544 # number of overall misses
352 system.cpu.icache.ReadReq_miss_latency::cpu.inst 214516500 # number of ReadReq miss cycles
353 system.cpu.icache.ReadReq_miss_latency::total 214516500 # number of ReadReq miss cycles
354 system.cpu.icache.demand_miss_latency::cpu.inst 214516500 # number of demand (read+write) miss cycles
355 system.cpu.icache.demand_miss_latency::total 214516500 # number of demand (read+write) miss cycles
356 system.cpu.icache.overall_miss_latency::cpu.inst 214516500 # number of overall miss cycles
357 system.cpu.icache.overall_miss_latency::total 214516500 # number of overall miss cycles
358 system.cpu.icache.ReadReq_accesses::cpu.inst 14950241 # number of ReadReq accesses(hits+misses)
359 system.cpu.icache.ReadReq_accesses::total 14950241 # number of ReadReq accesses(hits+misses)
360 system.cpu.icache.demand_accesses::cpu.inst 14950241 # number of demand (read+write) accesses
361 system.cpu.icache.demand_accesses::total 14950241 # number of demand (read+write) accesses
362 system.cpu.icache.overall_accesses::cpu.inst 14950241 # number of overall (read+write) accesses
363 system.cpu.icache.overall_accesses::total 14950241 # number of overall (read+write) accesses
364 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000906 # miss rate for ReadReq accesses
365 system.cpu.icache.ReadReq_miss_rate::total 0.000906 # miss rate for ReadReq accesses
366 system.cpu.icache.demand_miss_rate::cpu.inst 0.000906 # miss rate for demand accesses
367 system.cpu.icache.demand_miss_rate::total 0.000906 # miss rate for demand accesses
368 system.cpu.icache.overall_miss_rate::cpu.inst 0.000906 # miss rate for overall accesses
369 system.cpu.icache.overall_miss_rate::total 0.000906 # miss rate for overall accesses
370 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15838.489368 # average ReadReq miss latency
371 system.cpu.icache.ReadReq_avg_miss_latency::total 15838.489368 # average ReadReq miss latency
372 system.cpu.icache.demand_avg_miss_latency::cpu.inst 15838.489368 # average overall miss latency
373 system.cpu.icache.demand_avg_miss_latency::total 15838.489368 # average overall miss latency
374 system.cpu.icache.overall_avg_miss_latency::cpu.inst 15838.489368 # average overall miss latency
375 system.cpu.icache.overall_avg_miss_latency::total 15838.489368 # average overall miss latency
376 system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
377 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
378 system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
379 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
380 system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
381 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
382 system.cpu.icache.fast_writes 0 # number of fast writes performed
383 system.cpu.icache.cache_copies 0 # number of cache copies performed
384 system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1369 # number of ReadReq MSHR hits
385 system.cpu.icache.ReadReq_mshr_hits::total 1369 # number of ReadReq MSHR hits
386 system.cpu.icache.demand_mshr_hits::cpu.inst 1369 # number of demand (read+write) MSHR hits
387 system.cpu.icache.demand_mshr_hits::total 1369 # number of demand (read+write) MSHR hits
388 system.cpu.icache.overall_mshr_hits::cpu.inst 1369 # number of overall MSHR hits
389 system.cpu.icache.overall_mshr_hits::total 1369 # number of overall MSHR hits
390 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 12175 # number of ReadReq MSHR misses
391 system.cpu.icache.ReadReq_mshr_misses::total 12175 # number of ReadReq MSHR misses
392 system.cpu.icache.demand_mshr_misses::cpu.inst 12175 # number of demand (read+write) MSHR misses
393 system.cpu.icache.demand_mshr_misses::total 12175 # number of demand (read+write) MSHR misses
394 system.cpu.icache.overall_mshr_misses::cpu.inst 12175 # number of overall MSHR misses
395 system.cpu.icache.overall_mshr_misses::total 12175 # number of overall MSHR misses
396 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 142455000 # number of ReadReq MSHR miss cycles
397 system.cpu.icache.ReadReq_mshr_miss_latency::total 142455000 # number of ReadReq MSHR miss cycles
398 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 142455000 # number of demand (read+write) MSHR miss cycles
399 system.cpu.icache.demand_mshr_miss_latency::total 142455000 # number of demand (read+write) MSHR miss cycles
400 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 142455000 # number of overall MSHR miss cycles
401 system.cpu.icache.overall_mshr_miss_latency::total 142455000 # number of overall MSHR miss cycles
402 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000814 # mshr miss rate for ReadReq accesses
403 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000814 # mshr miss rate for ReadReq accesses
404 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000814 # mshr miss rate for demand accesses
405 system.cpu.icache.demand_mshr_miss_rate::total 0.000814 # mshr miss rate for demand accesses
406 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000814 # mshr miss rate for overall accesses
407 system.cpu.icache.overall_mshr_miss_rate::total 0.000814 # mshr miss rate for overall accesses
408 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11700.616016 # average ReadReq mshr miss latency
409 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11700.616016 # average ReadReq mshr miss latency
410 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11700.616016 # average overall mshr miss latency
411 system.cpu.icache.demand_avg_mshr_miss_latency::total 11700.616016 # average overall mshr miss latency
412 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11700.616016 # average overall mshr miss latency
413 system.cpu.icache.overall_avg_mshr_miss_latency::total 11700.616016 # average overall mshr miss latency
414 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
415 system.cpu.dcache.replacements 158 # number of replacements
416 system.cpu.dcache.tagsinuse 1456.192464 # Cycle average of tags in use
417 system.cpu.dcache.total_refs 28189208 # Total number of references to valid blocks.
418 system.cpu.dcache.sampled_refs 2243 # Sample count of references to valid blocks.
419 system.cpu.dcache.avg_refs 12567.636202 # Average number of references to valid blocks.
420 system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
421 system.cpu.dcache.occ_blocks::cpu.data 1456.192464 # Average occupied blocks per requestor
422 system.cpu.dcache.occ_percent::cpu.data 0.355516 # Average percentage of cache occupancy
423 system.cpu.dcache.occ_percent::total 0.355516 # Average percentage of cache occupancy
424 system.cpu.dcache.ReadReq_hits::cpu.data 21695723 # number of ReadReq hits
425 system.cpu.dcache.ReadReq_hits::total 21695723 # number of ReadReq hits
426 system.cpu.dcache.WriteReq_hits::cpu.data 6493020 # number of WriteReq hits
427 system.cpu.dcache.WriteReq_hits::total 6493020 # number of WriteReq hits
428 system.cpu.dcache.LoadLockedReq_hits::cpu.data 465 # number of LoadLockedReq hits
429 system.cpu.dcache.LoadLockedReq_hits::total 465 # number of LoadLockedReq hits
430 system.cpu.dcache.demand_hits::cpu.data 28188743 # number of demand (read+write) hits
431 system.cpu.dcache.demand_hits::total 28188743 # number of demand (read+write) hits
432 system.cpu.dcache.overall_hits::cpu.data 28188743 # number of overall hits
433 system.cpu.dcache.overall_hits::total 28188743 # number of overall hits
434 system.cpu.dcache.ReadReq_misses::cpu.data 984 # number of ReadReq misses
435 system.cpu.dcache.ReadReq_misses::total 984 # number of ReadReq misses
436 system.cpu.dcache.WriteReq_misses::cpu.data 8083 # number of WriteReq misses
437 system.cpu.dcache.WriteReq_misses::total 8083 # number of WriteReq misses
438 system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
439 system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
440 system.cpu.dcache.demand_misses::cpu.data 9067 # number of demand (read+write) misses
441 system.cpu.dcache.demand_misses::total 9067 # number of demand (read+write) misses
442 system.cpu.dcache.overall_misses::cpu.data 9067 # number of overall misses
443 system.cpu.dcache.overall_misses::total 9067 # number of overall misses
444 system.cpu.dcache.ReadReq_miss_latency::cpu.data 32711000 # number of ReadReq miss cycles
445 system.cpu.dcache.ReadReq_miss_latency::total 32711000 # number of ReadReq miss cycles
446 system.cpu.dcache.WriteReq_miss_latency::cpu.data 344620000 # number of WriteReq miss cycles
447 system.cpu.dcache.WriteReq_miss_latency::total 344620000 # number of WriteReq miss cycles
448 system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 45000 # number of LoadLockedReq miss cycles
449 system.cpu.dcache.LoadLockedReq_miss_latency::total 45000 # number of LoadLockedReq miss cycles
450 system.cpu.dcache.demand_miss_latency::cpu.data 377331000 # number of demand (read+write) miss cycles
451 system.cpu.dcache.demand_miss_latency::total 377331000 # number of demand (read+write) miss cycles
452 system.cpu.dcache.overall_miss_latency::cpu.data 377331000 # number of overall miss cycles
453 system.cpu.dcache.overall_miss_latency::total 377331000 # number of overall miss cycles
454 system.cpu.dcache.ReadReq_accesses::cpu.data 21696707 # number of ReadReq accesses(hits+misses)
455 system.cpu.dcache.ReadReq_accesses::total 21696707 # number of ReadReq accesses(hits+misses)
456 system.cpu.dcache.WriteReq_accesses::cpu.data 6501103 # number of WriteReq accesses(hits+misses)
457 system.cpu.dcache.WriteReq_accesses::total 6501103 # number of WriteReq accesses(hits+misses)
458 system.cpu.dcache.LoadLockedReq_accesses::cpu.data 466 # number of LoadLockedReq accesses(hits+misses)
459 system.cpu.dcache.LoadLockedReq_accesses::total 466 # number of LoadLockedReq accesses(hits+misses)
460 system.cpu.dcache.demand_accesses::cpu.data 28197810 # number of demand (read+write) accesses
461 system.cpu.dcache.demand_accesses::total 28197810 # number of demand (read+write) accesses
462 system.cpu.dcache.overall_accesses::cpu.data 28197810 # number of overall (read+write) accesses
463 system.cpu.dcache.overall_accesses::total 28197810 # number of overall (read+write) accesses
464 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000045 # miss rate for ReadReq accesses
465 system.cpu.dcache.ReadReq_miss_rate::total 0.000045 # miss rate for ReadReq accesses
466 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001243 # miss rate for WriteReq accesses
467 system.cpu.dcache.WriteReq_miss_rate::total 0.001243 # miss rate for WriteReq accesses
468 system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002146 # miss rate for LoadLockedReq accesses
469 system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002146 # miss rate for LoadLockedReq accesses
470 system.cpu.dcache.demand_miss_rate::cpu.data 0.000322 # miss rate for demand accesses
471 system.cpu.dcache.demand_miss_rate::total 0.000322 # miss rate for demand accesses
472 system.cpu.dcache.overall_miss_rate::cpu.data 0.000322 # miss rate for overall accesses
473 system.cpu.dcache.overall_miss_rate::total 0.000322 # miss rate for overall accesses
474 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33242.886179 # average ReadReq miss latency
475 system.cpu.dcache.ReadReq_avg_miss_latency::total 33242.886179 # average ReadReq miss latency
476 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42635.160213 # average WriteReq miss latency
477 system.cpu.dcache.WriteReq_avg_miss_latency::total 42635.160213 # average WriteReq miss latency
478 system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 45000 # average LoadLockedReq miss latency
479 system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 45000 # average LoadLockedReq miss latency
480 system.cpu.dcache.demand_avg_miss_latency::cpu.data 41615.859711 # average overall miss latency
481 system.cpu.dcache.demand_avg_miss_latency::total 41615.859711 # average overall miss latency
482 system.cpu.dcache.overall_avg_miss_latency::cpu.data 41615.859711 # average overall miss latency
483 system.cpu.dcache.overall_avg_miss_latency::total 41615.859711 # average overall miss latency
484 system.cpu.dcache.blocked_cycles::no_mshrs 12500 # number of cycles access was blocked
485 system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
486 system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked
487 system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
488 system.cpu.dcache.avg_blocked_cycles::no_mshrs 12500 # average number of cycles each access was blocked
489 system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
490 system.cpu.dcache.fast_writes 0 # number of fast writes performed
491 system.cpu.dcache.cache_copies 0 # number of cache copies performed
492 system.cpu.dcache.writebacks::writebacks 108 # number of writebacks
493 system.cpu.dcache.writebacks::total 108 # number of writebacks
494 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 474 # number of ReadReq MSHR hits
495 system.cpu.dcache.ReadReq_mshr_hits::total 474 # number of ReadReq MSHR hits
496 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 6351 # number of WriteReq MSHR hits
497 system.cpu.dcache.WriteReq_mshr_hits::total 6351 # number of WriteReq MSHR hits
498 system.cpu.dcache.demand_mshr_hits::cpu.data 6825 # number of demand (read+write) MSHR hits
499 system.cpu.dcache.demand_mshr_hits::total 6825 # number of demand (read+write) MSHR hits
500 system.cpu.dcache.overall_mshr_hits::cpu.data 6825 # number of overall MSHR hits
501 system.cpu.dcache.overall_mshr_hits::total 6825 # number of overall MSHR hits
502 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 510 # number of ReadReq MSHR misses
503 system.cpu.dcache.ReadReq_mshr_misses::total 510 # number of ReadReq MSHR misses
504 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1732 # number of WriteReq MSHR misses
505 system.cpu.dcache.WriteReq_mshr_misses::total 1732 # number of WriteReq MSHR misses
506 system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
507 system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
508 system.cpu.dcache.demand_mshr_misses::cpu.data 2242 # number of demand (read+write) MSHR misses
509 system.cpu.dcache.demand_mshr_misses::total 2242 # number of demand (read+write) MSHR misses
510 system.cpu.dcache.overall_mshr_misses::cpu.data 2242 # number of overall MSHR misses
511 system.cpu.dcache.overall_mshr_misses::total 2242 # number of overall MSHR misses
512 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 18104500 # number of ReadReq MSHR miss cycles
513 system.cpu.dcache.ReadReq_mshr_miss_latency::total 18104500 # number of ReadReq MSHR miss cycles
514 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 68881000 # number of WriteReq MSHR miss cycles
515 system.cpu.dcache.WriteReq_mshr_miss_latency::total 68881000 # number of WriteReq MSHR miss cycles
516 system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 42000 # number of LoadLockedReq MSHR miss cycles
517 system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 42000 # number of LoadLockedReq MSHR miss cycles
518 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 86985500 # number of demand (read+write) MSHR miss cycles
519 system.cpu.dcache.demand_mshr_miss_latency::total 86985500 # number of demand (read+write) MSHR miss cycles
520 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 86985500 # number of overall MSHR miss cycles
521 system.cpu.dcache.overall_mshr_miss_latency::total 86985500 # number of overall MSHR miss cycles
522 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses
523 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses
524 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000266 # mshr miss rate for WriteReq accesses
525 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000266 # mshr miss rate for WriteReq accesses
526 system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.002146 # mshr miss rate for LoadLockedReq accesses
527 system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.002146 # mshr miss rate for LoadLockedReq accesses
528 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000080 # mshr miss rate for demand accesses
529 system.cpu.dcache.demand_mshr_miss_rate::total 0.000080 # mshr miss rate for demand accesses
530 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000080 # mshr miss rate for overall accesses
531 system.cpu.dcache.overall_mshr_miss_rate::total 0.000080 # mshr miss rate for overall accesses
532 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35499.019608 # average ReadReq mshr miss latency
533 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35499.019608 # average ReadReq mshr miss latency
534 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39769.630485 # average WriteReq mshr miss latency
535 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39769.630485 # average WriteReq mshr miss latency
536 system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 42000 # average LoadLockedReq mshr miss latency
537 system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42000 # average LoadLockedReq mshr miss latency
538 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38798.171276 # average overall mshr miss latency
539 system.cpu.dcache.demand_avg_mshr_miss_latency::total 38798.171276 # average overall mshr miss latency
540 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38798.171276 # average overall mshr miss latency
541 system.cpu.dcache.overall_avg_mshr_miss_latency::total 38798.171276 # average overall mshr miss latency
542 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
543 system.cpu.l2cache.replacements 0 # number of replacements
544 system.cpu.l2cache.tagsinuse 2417.634669 # Cycle average of tags in use
545 system.cpu.l2cache.total_refs 9160 # Total number of references to valid blocks.
546 system.cpu.l2cache.sampled_refs 3606 # Sample count of references to valid blocks.
547 system.cpu.l2cache.avg_refs 2.540211 # Average number of references to valid blocks.
548 system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
549 system.cpu.l2cache.occ_blocks::writebacks 17.697335 # Average occupied blocks per requestor
550 system.cpu.l2cache.occ_blocks::cpu.inst 2024.265560 # Average occupied blocks per requestor
551 system.cpu.l2cache.occ_blocks::cpu.data 375.671774 # Average occupied blocks per requestor
552 system.cpu.l2cache.occ_percent::writebacks 0.000540 # Average percentage of cache occupancy
553 system.cpu.l2cache.occ_percent::cpu.inst 0.061776 # Average percentage of cache occupancy
554 system.cpu.l2cache.occ_percent::cpu.data 0.011465 # Average percentage of cache occupancy
555 system.cpu.l2cache.occ_percent::total 0.073780 # Average percentage of cache occupancy
556 system.cpu.l2cache.ReadReq_hits::cpu.inst 9092 # number of ReadReq hits
557 system.cpu.l2cache.ReadReq_hits::cpu.data 54 # number of ReadReq hits
558 system.cpu.l2cache.ReadReq_hits::total 9146 # number of ReadReq hits
559 system.cpu.l2cache.Writeback_hits::writebacks 108 # number of Writeback hits
560 system.cpu.l2cache.Writeback_hits::total 108 # number of Writeback hits
561 system.cpu.l2cache.ReadExReq_hits::cpu.data 26 # number of ReadExReq hits
562 system.cpu.l2cache.ReadExReq_hits::total 26 # number of ReadExReq hits
563 system.cpu.l2cache.demand_hits::cpu.inst 9092 # number of demand (read+write) hits
564 system.cpu.l2cache.demand_hits::cpu.data 80 # number of demand (read+write) hits
565 system.cpu.l2cache.demand_hits::total 9172 # number of demand (read+write) hits
566 system.cpu.l2cache.overall_hits::cpu.inst 9092 # number of overall hits
567 system.cpu.l2cache.overall_hits::cpu.data 80 # number of overall hits
568 system.cpu.l2cache.overall_hits::total 9172 # number of overall hits
569 system.cpu.l2cache.ReadReq_misses::cpu.inst 3083 # number of ReadReq misses
570 system.cpu.l2cache.ReadReq_misses::cpu.data 457 # number of ReadReq misses
571 system.cpu.l2cache.ReadReq_misses::total 3540 # number of ReadReq misses
572 system.cpu.l2cache.ReadExReq_misses::cpu.data 1706 # number of ReadExReq misses
573 system.cpu.l2cache.ReadExReq_misses::total 1706 # number of ReadExReq misses
574 system.cpu.l2cache.demand_misses::cpu.inst 3083 # number of demand (read+write) misses
575 system.cpu.l2cache.demand_misses::cpu.data 2163 # number of demand (read+write) misses
576 system.cpu.l2cache.demand_misses::total 5246 # number of demand (read+write) misses
577 system.cpu.l2cache.overall_misses::cpu.inst 3083 # number of overall misses
578 system.cpu.l2cache.overall_misses::cpu.data 2163 # number of overall misses
579 system.cpu.l2cache.overall_misses::total 5246 # number of overall misses
580 system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 108859500 # number of ReadReq miss cycles
581 system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17384500 # number of ReadReq miss cycles
582 system.cpu.l2cache.ReadReq_miss_latency::total 126244000 # number of ReadReq miss cycles
583 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 66352500 # number of ReadExReq miss cycles
584 system.cpu.l2cache.ReadExReq_miss_latency::total 66352500 # number of ReadExReq miss cycles
585 system.cpu.l2cache.demand_miss_latency::cpu.inst 108859500 # number of demand (read+write) miss cycles
586 system.cpu.l2cache.demand_miss_latency::cpu.data 83737000 # number of demand (read+write) miss cycles
587 system.cpu.l2cache.demand_miss_latency::total 192596500 # number of demand (read+write) miss cycles
588 system.cpu.l2cache.overall_miss_latency::cpu.inst 108859500 # number of overall miss cycles
589 system.cpu.l2cache.overall_miss_latency::cpu.data 83737000 # number of overall miss cycles
590 system.cpu.l2cache.overall_miss_latency::total 192596500 # number of overall miss cycles
591 system.cpu.l2cache.ReadReq_accesses::cpu.inst 12175 # number of ReadReq accesses(hits+misses)
592 system.cpu.l2cache.ReadReq_accesses::cpu.data 511 # number of ReadReq accesses(hits+misses)
593 system.cpu.l2cache.ReadReq_accesses::total 12686 # number of ReadReq accesses(hits+misses)
594 system.cpu.l2cache.Writeback_accesses::writebacks 108 # number of Writeback accesses(hits+misses)
595 system.cpu.l2cache.Writeback_accesses::total 108 # number of Writeback accesses(hits+misses)
596 system.cpu.l2cache.ReadExReq_accesses::cpu.data 1732 # number of ReadExReq accesses(hits+misses)
597 system.cpu.l2cache.ReadExReq_accesses::total 1732 # number of ReadExReq accesses(hits+misses)
598 system.cpu.l2cache.demand_accesses::cpu.inst 12175 # number of demand (read+write) accesses
599 system.cpu.l2cache.demand_accesses::cpu.data 2243 # number of demand (read+write) accesses
600 system.cpu.l2cache.demand_accesses::total 14418 # number of demand (read+write) accesses
601 system.cpu.l2cache.overall_accesses::cpu.inst 12175 # number of overall (read+write) accesses
602 system.cpu.l2cache.overall_accesses::cpu.data 2243 # number of overall (read+write) accesses
603 system.cpu.l2cache.overall_accesses::total 14418 # number of overall (read+write) accesses
604 system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.253224 # miss rate for ReadReq accesses
605 system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.894325 # miss rate for ReadReq accesses
606 system.cpu.l2cache.ReadReq_miss_rate::total 0.279048 # miss rate for ReadReq accesses
607 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.984988 # miss rate for ReadExReq accesses
608 system.cpu.l2cache.ReadExReq_miss_rate::total 0.984988 # miss rate for ReadExReq accesses
609 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.253224 # miss rate for demand accesses
610 system.cpu.l2cache.demand_miss_rate::cpu.data 0.964333 # miss rate for demand accesses
611 system.cpu.l2cache.demand_miss_rate::total 0.363851 # miss rate for demand accesses
612 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.253224 # miss rate for overall accesses
613 system.cpu.l2cache.overall_miss_rate::cpu.data 0.964333 # miss rate for overall accesses
614 system.cpu.l2cache.overall_miss_rate::total 0.363851 # miss rate for overall accesses
615 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35309.601038 # average ReadReq miss latency
616 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 38040.481400 # average ReadReq miss latency
617 system.cpu.l2cache.ReadReq_avg_miss_latency::total 35662.146893 # average ReadReq miss latency
618 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 38893.610785 # average ReadExReq miss latency
619 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 38893.610785 # average ReadExReq miss latency
620 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35309.601038 # average overall miss latency
621 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 38713.361073 # average overall miss latency
622 system.cpu.l2cache.demand_avg_miss_latency::total 36713.019443 # average overall miss latency
623 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35309.601038 # average overall miss latency
624 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 38713.361073 # average overall miss latency
625 system.cpu.l2cache.overall_avg_miss_latency::total 36713.019443 # average overall miss latency
626 system.cpu.l2cache.blocked_cycles::no_mshrs 7500 # number of cycles access was blocked
627 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
628 system.cpu.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked
629 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
630 system.cpu.l2cache.avg_blocked_cycles::no_mshrs 7500 # average number of cycles each access was blocked
631 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
632 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
633 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
634 system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3083 # number of ReadReq MSHR misses
635 system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 457 # number of ReadReq MSHR misses
636 system.cpu.l2cache.ReadReq_mshr_misses::total 3540 # number of ReadReq MSHR misses
637 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1706 # number of ReadExReq MSHR misses
638 system.cpu.l2cache.ReadExReq_mshr_misses::total 1706 # number of ReadExReq MSHR misses
639 system.cpu.l2cache.demand_mshr_misses::cpu.inst 3083 # number of demand (read+write) MSHR misses
640 system.cpu.l2cache.demand_mshr_misses::cpu.data 2163 # number of demand (read+write) MSHR misses
641 system.cpu.l2cache.demand_mshr_misses::total 5246 # number of demand (read+write) MSHR misses
642 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3083 # number of overall MSHR misses
643 system.cpu.l2cache.overall_mshr_misses::cpu.data 2163 # number of overall MSHR misses
644 system.cpu.l2cache.overall_mshr_misses::total 5246 # number of overall MSHR misses
645 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 98880000 # number of ReadReq MSHR miss cycles
646 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 15955500 # number of ReadReq MSHR miss cycles
647 system.cpu.l2cache.ReadReq_mshr_miss_latency::total 114835500 # number of ReadReq MSHR miss cycles
648 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 60925000 # number of ReadExReq MSHR miss cycles
649 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 60925000 # number of ReadExReq MSHR miss cycles
650 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 98880000 # number of demand (read+write) MSHR miss cycles
651 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 76880500 # number of demand (read+write) MSHR miss cycles
652 system.cpu.l2cache.demand_mshr_miss_latency::total 175760500 # number of demand (read+write) MSHR miss cycles
653 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 98880000 # number of overall MSHR miss cycles
654 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 76880500 # number of overall MSHR miss cycles
655 system.cpu.l2cache.overall_mshr_miss_latency::total 175760500 # number of overall MSHR miss cycles
656 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.253224 # mshr miss rate for ReadReq accesses
657 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.894325 # mshr miss rate for ReadReq accesses
658 system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.279048 # mshr miss rate for ReadReq accesses
659 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.984988 # mshr miss rate for ReadExReq accesses
660 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.984988 # mshr miss rate for ReadExReq accesses
661 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.253224 # mshr miss rate for demand accesses
662 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964333 # mshr miss rate for demand accesses
663 system.cpu.l2cache.demand_mshr_miss_rate::total 0.363851 # mshr miss rate for demand accesses
664 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.253224 # mshr miss rate for overall accesses
665 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964333 # mshr miss rate for overall accesses
666 system.cpu.l2cache.overall_mshr_miss_rate::total 0.363851 # mshr miss rate for overall accesses
667 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32072.656503 # average ReadReq mshr miss latency
668 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 34913.566740 # average ReadReq mshr miss latency
669 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32439.406780 # average ReadReq mshr miss latency
670 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 35712.192263 # average ReadExReq mshr miss latency
671 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 35712.192263 # average ReadExReq mshr miss latency
672 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32072.656503 # average overall mshr miss latency
673 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 35543.458160 # average overall mshr miss latency
674 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 33503.717118 # average overall mshr miss latency
675 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32072.656503 # average overall mshr miss latency
676 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 35543.458160 # average overall mshr miss latency
677 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 33503.717118 # average overall mshr miss latency
678 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
680 ---------- End Simulation Statistics ----------
projects / gem5.git / blob