2 ---------- Begin Simulation Statistics ----------
3 sim_seconds 0.148694 # Number of seconds simulated
4 sim_ticks 148694012000 # Number of ticks simulated
5 final_tick 148694012000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
6 sim_freq 1000000000000 # Frequency of simulated ticks
7 host_inst_rate 84654 # Simulator instruction rate (inst/s)
8 host_op_rate 141888 # Simulator op (including micro ops) rate (op/s)
9 host_tick_rate 95308980 # Simulator tick rate (ticks/s)
10 host_mem_usage 341916 # Number of bytes of host memory used
11 host_seconds 1560.13 # Real time elapsed on the host
12 sim_insts 132071192 # Number of instructions simulated
13 sim_ops 221363384 # Number of ops (including micro ops) simulated
14 system.voltage_domain.voltage 1 # Voltage in Volts
15 system.clk_domain.clock 1000 # Clock period in ticks
16 system.physmem.bytes_read::cpu.inst 223936 # Number of bytes read from this memory
17 system.physmem.bytes_read::cpu.data 125888 # Number of bytes read from this memory
18 system.physmem.bytes_read::total 349824 # Number of bytes read from this memory
19 system.physmem.bytes_inst_read::cpu.inst 223936 # Number of instructions bytes read from this memory
20 system.physmem.bytes_inst_read::total 223936 # Number of instructions bytes read from this memory
21 system.physmem.num_reads::cpu.inst 3499 # Number of read requests responded to by this memory
22 system.physmem.num_reads::cpu.data 1967 # Number of read requests responded to by this memory
23 system.physmem.num_reads::total 5466 # Number of read requests responded to by this memory
24 system.physmem.bw_read::cpu.inst 1506019 # Total read bandwidth from this memory (bytes/s)
25 system.physmem.bw_read::cpu.data 846625 # Total read bandwidth from this memory (bytes/s)
26 system.physmem.bw_read::total 2352643 # Total read bandwidth from this memory (bytes/s)
27 system.physmem.bw_inst_read::cpu.inst 1506019 # Instruction read bandwidth from this memory (bytes/s)
28 system.physmem.bw_inst_read::total 1506019 # Instruction read bandwidth from this memory (bytes/s)
29 system.physmem.bw_total::cpu.inst 1506019 # Total bandwidth to/from this memory (bytes/s)
30 system.physmem.bw_total::cpu.data 846625 # Total bandwidth to/from this memory (bytes/s)
31 system.physmem.bw_total::total 2352643 # Total bandwidth to/from this memory (bytes/s)
32 system.physmem.readReqs 5466 # Number of read requests accepted
33 system.physmem.writeReqs 0 # Number of write requests accepted
34 system.physmem.readBursts 5466 # Number of DRAM read bursts, including those serviced by the write queue
35 system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
36 system.physmem.bytesReadDRAM 349824 # Total number of bytes read from DRAM
37 system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
38 system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
39 system.physmem.bytesReadSys 349824 # Total read bytes from the system interface side
40 system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
41 system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
42 system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
43 system.physmem.neitherReadNorWriteReqs 296 # Number of requests that are neither read nor write
44 system.physmem.perBankRdBursts::0 294 # Per bank write bursts
45 system.physmem.perBankRdBursts::1 361 # Per bank write bursts
46 system.physmem.perBankRdBursts::2 463 # Per bank write bursts
47 system.physmem.perBankRdBursts::3 372 # Per bank write bursts
48 system.physmem.perBankRdBursts::4 337 # Per bank write bursts
49 system.physmem.perBankRdBursts::5 332 # Per bank write bursts
50 system.physmem.perBankRdBursts::6 400 # Per bank write bursts
51 system.physmem.perBankRdBursts::7 384 # Per bank write bursts
52 system.physmem.perBankRdBursts::8 341 # Per bank write bursts
53 system.physmem.perBankRdBursts::9 282 # Per bank write bursts
54 system.physmem.perBankRdBursts::10 235 # Per bank write bursts
55 system.physmem.perBankRdBursts::11 262 # Per bank write bursts
56 system.physmem.perBankRdBursts::12 222 # Per bank write bursts
57 system.physmem.perBankRdBursts::13 508 # Per bank write bursts
58 system.physmem.perBankRdBursts::14 392 # Per bank write bursts
59 system.physmem.perBankRdBursts::15 281 # Per bank write bursts
60 system.physmem.perBankWrBursts::0 0 # Per bank write bursts
61 system.physmem.perBankWrBursts::1 0 # Per bank write bursts
62 system.physmem.perBankWrBursts::2 0 # Per bank write bursts
63 system.physmem.perBankWrBursts::3 0 # Per bank write bursts
64 system.physmem.perBankWrBursts::4 0 # Per bank write bursts
65 system.physmem.perBankWrBursts::5 0 # Per bank write bursts
66 system.physmem.perBankWrBursts::6 0 # Per bank write bursts
67 system.physmem.perBankWrBursts::7 0 # Per bank write bursts
68 system.physmem.perBankWrBursts::8 0 # Per bank write bursts
69 system.physmem.perBankWrBursts::9 0 # Per bank write bursts
70 system.physmem.perBankWrBursts::10 0 # Per bank write bursts
71 system.physmem.perBankWrBursts::11 0 # Per bank write bursts
72 system.physmem.perBankWrBursts::12 0 # Per bank write bursts
73 system.physmem.perBankWrBursts::13 0 # Per bank write bursts
74 system.physmem.perBankWrBursts::14 0 # Per bank write bursts
75 system.physmem.perBankWrBursts::15 0 # Per bank write bursts
76 system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
77 system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
78 system.physmem.totGap 148693969000 # Total gap between requests
79 system.physmem.readPktSize::0 0 # Read request sizes (log2)
80 system.physmem.readPktSize::1 0 # Read request sizes (log2)
81 system.physmem.readPktSize::2 0 # Read request sizes (log2)
82 system.physmem.readPktSize::3 0 # Read request sizes (log2)
83 system.physmem.readPktSize::4 0 # Read request sizes (log2)
84 system.physmem.readPktSize::5 0 # Read request sizes (log2)
85 system.physmem.readPktSize::6 5466 # Read request sizes (log2)
86 system.physmem.writePktSize::0 0 # Write request sizes (log2)
87 system.physmem.writePktSize::1 0 # Write request sizes (log2)
88 system.physmem.writePktSize::2 0 # Write request sizes (log2)
89 system.physmem.writePktSize::3 0 # Write request sizes (log2)
90 system.physmem.writePktSize::4 0 # Write request sizes (log2)
91 system.physmem.writePktSize::5 0 # Write request sizes (log2)
92 system.physmem.writePktSize::6 0 # Write request sizes (log2)
93 system.physmem.rdQLenPdf::0 4370 # What read queue length does an incoming req see
94 system.physmem.rdQLenPdf::1 896 # What read queue length does an incoming req see
95 system.physmem.rdQLenPdf::2 174 # What read queue length does an incoming req see
96 system.physmem.rdQLenPdf::3 23 # What read queue length does an incoming req see
97 system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see
98 system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
99 system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
100 system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
101 system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
102 system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
103 system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
104 system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
105 system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
106 system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
107 system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
108 system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
109 system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
110 system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
111 system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
112 system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
113 system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
114 system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
115 system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
116 system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
117 system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
118 system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
119 system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
120 system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
121 system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
122 system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
123 system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
124 system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
125 system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
126 system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
127 system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
128 system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
129 system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
130 system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
131 system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
132 system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
133 system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
134 system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
135 system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
136 system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
137 system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
138 system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
139 system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
140 system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
141 system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
142 system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
143 system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
144 system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
145 system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
146 system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
147 system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
148 system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
149 system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
150 system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
151 system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
152 system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
153 system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
154 system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
155 system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
156 system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
157 system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
158 system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
159 system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
160 system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
161 system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
162 system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
163 system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
164 system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
165 system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
166 system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
167 system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
168 system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
169 system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
170 system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
171 system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
172 system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
173 system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
174 system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
175 system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
176 system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
177 system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
178 system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
179 system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
180 system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
181 system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
182 system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
183 system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
184 system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
185 system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
186 system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
187 system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
188 system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
189 system.physmem.bytesPerActivate::samples 1125 # Bytes accessed per row activation
190 system.physmem.bytesPerActivate::mean 309.532444 # Bytes accessed per row activation
191 system.physmem.bytesPerActivate::gmean 178.678629 # Bytes accessed per row activation
192 system.physmem.bytesPerActivate::stdev 328.994757 # Bytes accessed per row activation
193 system.physmem.bytesPerActivate::0-127 454 40.36% 40.36% # Bytes accessed per row activation
194 system.physmem.bytesPerActivate::128-255 235 20.89% 61.24% # Bytes accessed per row activation
195 system.physmem.bytesPerActivate::256-383 101 8.98% 70.22% # Bytes accessed per row activation
196 system.physmem.bytesPerActivate::384-511 52 4.62% 74.84% # Bytes accessed per row activation
197 system.physmem.bytesPerActivate::512-639 60 5.33% 80.18% # Bytes accessed per row activation
198 system.physmem.bytesPerActivate::640-767 59 5.24% 85.42% # Bytes accessed per row activation
199 system.physmem.bytesPerActivate::768-895 19 1.69% 87.11% # Bytes accessed per row activation
200 system.physmem.bytesPerActivate::896-1023 20 1.78% 88.89% # Bytes accessed per row activation
201 system.physmem.bytesPerActivate::1024-1151 125 11.11% 100.00% # Bytes accessed per row activation
202 system.physmem.bytesPerActivate::total 1125 # Bytes accessed per row activation
203 system.physmem.totQLat 38946250 # Total ticks spent queuing
204 system.physmem.totMemAccLat 141433750 # Total ticks spent from burst creation until serviced by the DRAM
205 system.physmem.totBusLat 27330000 # Total ticks spent in databus transfers
206 system.physmem.avgQLat 7125.18 # Average queueing delay per DRAM burst
207 system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
208 system.physmem.avgMemAccLat 25875.18 # Average memory access latency per DRAM burst
209 system.physmem.avgRdBW 2.35 # Average DRAM read bandwidth in MiByte/s
210 system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
211 system.physmem.avgRdBWSys 2.35 # Average system read bandwidth in MiByte/s
212 system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
213 system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
214 system.physmem.busUtil 0.02 # Data bus utilization in percentage
215 system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
216 system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
217 system.physmem.avgRdQLen 1.09 # Average read queue length when enqueuing
218 system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
219 system.physmem.readRowHits 4331 # Number of row buffer hits during reads
220 system.physmem.writeRowHits 0 # Number of row buffer hits during writes
221 system.physmem.readRowHitRate 79.24 # Row buffer hit rate for reads
222 system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
223 system.physmem.avgGap 27203433.77 # Average gap between requests
224 system.physmem.pageHitRate 79.24 # Row buffer hit rate, read and write combined
225 system.physmem.memoryStateTime::IDLE 142073657250 # Time in different power states
226 system.physmem.memoryStateTime::REF 4964960000 # Time in different power states
227 system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
228 system.physmem.memoryStateTime::ACT 1647900000 # Time in different power states
229 system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
230 system.membus.trans_dist::ReadReq 3933 # Transaction distribution
231 system.membus.trans_dist::ReadResp 3932 # Transaction distribution
232 system.membus.trans_dist::UpgradeReq 296 # Transaction distribution
233 system.membus.trans_dist::UpgradeResp 296 # Transaction distribution
234 system.membus.trans_dist::ReadExReq 1533 # Transaction distribution
235 system.membus.trans_dist::ReadExResp 1533 # Transaction distribution
236 system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 11523 # Packet count per connected master and slave (bytes)
237 system.membus.pkt_count_system.cpu.l2cache.mem_side::total 11523 # Packet count per connected master and slave (bytes)
238 system.membus.pkt_count::total 11523 # Packet count per connected master and slave (bytes)
239 system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 349760 # Cumulative packet size per connected master and slave (bytes)
240 system.membus.pkt_size_system.cpu.l2cache.mem_side::total 349760 # Cumulative packet size per connected master and slave (bytes)
241 system.membus.pkt_size::total 349760 # Cumulative packet size per connected master and slave (bytes)
242 system.membus.snoops 0 # Total snoops (count)
243 system.membus.snoop_fanout::samples 5762 # Request fanout histogram
244 system.membus.snoop_fanout::mean 0 # Request fanout histogram
245 system.membus.snoop_fanout::stdev 0 # Request fanout histogram
246 system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
247 system.membus.snoop_fanout::0 5762 100.00% 100.00% # Request fanout histogram
248 system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
249 system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
250 system.membus.snoop_fanout::min_value 0 # Request fanout histogram
251 system.membus.snoop_fanout::max_value 0 # Request fanout histogram
252 system.membus.snoop_fanout::total 5762 # Request fanout histogram
253 system.membus.reqLayer0.occupancy 7167000 # Layer occupancy (ticks)
254 system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
255 system.membus.respLayer1.occupancy 51861454 # Layer occupancy (ticks)
256 system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
257 system.cpu_clk_domain.clock 500 # Clock period in ticks
258 system.cpu.branchPred.lookups 22382097 # Number of BP lookups
259 system.cpu.branchPred.condPredicted 22382097 # Number of conditional branches predicted
260 system.cpu.branchPred.condIncorrect 1553409 # Number of conditional branches incorrect
261 system.cpu.branchPred.BTBLookups 14143770 # Number of BTB lookups
262 system.cpu.branchPred.BTBHits 13239374 # Number of BTB hits
263 system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
264 system.cpu.branchPred.BTBHitPct 93.605694 # BTB Hit Percentage
265 system.cpu.branchPred.usedRAS 1523861 # Number of times the RAS was used to get a target.
266 system.cpu.branchPred.RASInCorrect 22060 # Number of incorrect RAS predictions.
267 system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
268 system.cpu.workload.num_syscalls 400 # Number of system calls
269 system.cpu.numCycles 297388032 # number of cpu cycles simulated
270 system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
271 system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
272 system.cpu.fetch.icacheStallCycles 27880008 # Number of cycles fetch is stalled on an Icache miss
273 system.cpu.fetch.Insts 249058784 # Number of instructions fetch has processed
274 system.cpu.fetch.Branches 22382097 # Number of branches that fetch encountered
275 system.cpu.fetch.predictedBranches 14763235 # Number of branches that fetch has predicted taken
276 system.cpu.fetch.Cycles 267434691 # Number of cycles fetch has run and was not squashing or blocked
277 system.cpu.fetch.SquashCycles 3695048 # Number of cycles fetch has spent squashing
278 system.cpu.fetch.TlbCycles 15 # Number of cycles fetch has spent waiting for tlb
279 system.cpu.fetch.MiscStallCycles 4561 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
280 system.cpu.fetch.PendingTrapStallCycles 42381 # Number of stall cycles due to pending traps
281 system.cpu.fetch.PendingQuiesceStallCycles 13 # Number of stall cycles due to pending quiesce instructions
282 system.cpu.fetch.IcacheWaitRetryStallCycles 113 # Number of stall cycles due to full MSHR
283 system.cpu.fetch.CacheLines 26649696 # Number of cache lines fetched
284 system.cpu.fetch.IcacheSquashes 257275 # Number of outstanding Icache misses that were squashed
285 system.cpu.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed
286 system.cpu.fetch.rateDist::samples 297209306 # Number of instructions fetched each cycle (Total)
287 system.cpu.fetch.rateDist::mean 1.380725 # Number of instructions fetched each cycle (Total)
288 system.cpu.fetch.rateDist::stdev 2.789359 # Number of instructions fetched each cycle (Total)
289 system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
290 system.cpu.fetch.rateDist::0 229177022 77.11% 77.11% # Number of instructions fetched each cycle (Total)
291 system.cpu.fetch.rateDist::1 5084587 1.71% 78.82% # Number of instructions fetched each cycle (Total)
292 system.cpu.fetch.rateDist::2 4138437 1.39% 80.21% # Number of instructions fetched each cycle (Total)
293 system.cpu.fetch.rateDist::3 4791887 1.61% 81.83% # Number of instructions fetched each cycle (Total)
294 system.cpu.fetch.rateDist::4 4876855 1.64% 83.47% # Number of instructions fetched each cycle (Total)
295 system.cpu.fetch.rateDist::5 5109175 1.72% 85.19% # Number of instructions fetched each cycle (Total)
296 system.cpu.fetch.rateDist::6 5334492 1.79% 86.98% # Number of instructions fetched each cycle (Total)
297 system.cpu.fetch.rateDist::7 4008000 1.35% 88.33% # Number of instructions fetched each cycle (Total)
298 system.cpu.fetch.rateDist::8 34688851 11.67% 100.00% # Number of instructions fetched each cycle (Total)
299 system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
300 system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
301 system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
302 system.cpu.fetch.rateDist::total 297209306 # Number of instructions fetched each cycle (Total)
303 system.cpu.fetch.branchRate 0.075262 # Number of branch fetches per cycle
304 system.cpu.fetch.rate 0.837488 # Number of inst fetches per cycle
305 system.cpu.decode.IdleCycles 16317003 # Number of cycles decode is idle
306 system.cpu.decode.BlockedCycles 231094890 # Number of cycles decode is blocked
307 system.cpu.decode.RunCycles 26094955 # Number of cycles decode is running
308 system.cpu.decode.UnblockCycles 21854934 # Number of cycles decode is unblocking
309 system.cpu.decode.SquashCycles 1847524 # Number of cycles decode is squashing
310 system.cpu.decode.DecodedInsts 359064274 # Number of instructions handled by decode
311 system.cpu.rename.SquashCycles 1847524 # Number of cycles rename is squashing
312 system.cpu.rename.IdleCycles 24114798 # Number of cycles rename is idle
313 system.cpu.rename.BlockCycles 162761005 # Number of cycles rename is blocking
314 system.cpu.rename.serializeStallCycles 33475 # count of cycles rename stalled for serializing inst
315 system.cpu.rename.RunCycles 38241804 # Number of cycles rename is running
316 system.cpu.rename.UnblockCycles 70210700 # Number of cycles rename is unblocking
317 system.cpu.rename.RenamedInsts 350324590 # Number of instructions processed by rename
318 system.cpu.rename.ROBFullEvents 42142 # Number of times rename has blocked due to ROB full
319 system.cpu.rename.IQFullEvents 61992199 # Number of times rename has blocked due to IQ full
320 system.cpu.rename.LQFullEvents 7946895 # Number of times rename has blocked due to LQ full
321 system.cpu.rename.SQFullEvents 152925 # Number of times rename has blocked due to SQ full
322 system.cpu.rename.RenamedOperands 405428411 # Number of destination operands rename has renamed
323 system.cpu.rename.RenameLookups 972465740 # Number of register rename lookups that rename has made
324 system.cpu.rename.int_rename_lookups 641794462 # Number of integer rename lookups
325 system.cpu.rename.fp_rename_lookups 4665474 # Number of floating rename lookups
326 system.cpu.rename.CommittedMaps 259429450 # Number of HB maps that are committed
327 system.cpu.rename.UndoneMaps 145998961 # Number of HB maps that are undone due to squashing
328 system.cpu.rename.serializingInsts 2154 # count of serializing insts renamed
329 system.cpu.rename.tempSerializingInsts 2076 # count of temporary serializing insts renamed
330 system.cpu.rename.skidInsts 128653734 # count of insts added to the skid buffer
331 system.cpu.memDep0.insertedLoads 89733483 # Number of loads inserted to the mem dependence unit.
332 system.cpu.memDep0.insertedStores 32018253 # Number of stores inserted to the mem dependence unit.
333 system.cpu.memDep0.conflictingLoads 63985001 # Number of conflicting loads.
334 system.cpu.memDep0.conflictingStores 21567740 # Number of conflicting stores.
335 system.cpu.iq.iqInstsAdded 341091248 # Number of instructions added to the IQ (excludes non-spec)
336 system.cpu.iq.iqNonSpecInstsAdded 4877 # Number of non-speculative instructions added to the IQ
337 system.cpu.iq.iqInstsIssued 266696686 # Number of instructions issued
338 system.cpu.iq.iqSquashedInstsIssued 73290 # Number of squashed instructions issued
339 system.cpu.iq.iqSquashedInstsExamined 119329162 # Number of squashed instructions iterated over during squash; mainly for profiling
340 system.cpu.iq.iqSquashedOperandsExamined 250439001 # Number of squashed operands that are examined and possibly removed from graph
341 system.cpu.iq.iqSquashedNonSpecRemoved 3632 # Number of squashed non-spec instructions that were removed
342 system.cpu.iq.issued_per_cycle::samples 297209306 # Number of insts issued each cycle
343 system.cpu.iq.issued_per_cycle::mean 0.897336 # Number of insts issued each cycle
344 system.cpu.iq.issued_per_cycle::stdev 1.363195 # Number of insts issued each cycle
345 system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
346 system.cpu.iq.issued_per_cycle::0 171484109 57.70% 57.70% # Number of insts issued each cycle
347 system.cpu.iq.issued_per_cycle::1 54269493 18.26% 75.96% # Number of insts issued each cycle
348 system.cpu.iq.issued_per_cycle::2 33638460 11.32% 87.28% # Number of insts issued each cycle
349 system.cpu.iq.issued_per_cycle::3 19147986 6.44% 93.72% # Number of insts issued each cycle
350 system.cpu.iq.issued_per_cycle::4 10817239 3.64% 97.36% # Number of insts issued each cycle
351 system.cpu.iq.issued_per_cycle::5 4351297 1.46% 98.82% # Number of insts issued each cycle
352 system.cpu.iq.issued_per_cycle::6 2217356 0.75% 99.57% # Number of insts issued each cycle
353 system.cpu.iq.issued_per_cycle::7 890190 0.30% 99.87% # Number of insts issued each cycle
354 system.cpu.iq.issued_per_cycle::8 393176 0.13% 100.00% # Number of insts issued each cycle
355 system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
356 system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
357 system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
358 system.cpu.iq.issued_per_cycle::total 297209306 # Number of insts issued each cycle
359 system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
360 system.cpu.iq.fu_full::IntAlu 237582 7.35% 7.35% # attempts to use FU when none available
361 system.cpu.iq.fu_full::IntMult 0 0.00% 7.35% # attempts to use FU when none available
362 system.cpu.iq.fu_full::IntDiv 0 0.00% 7.35% # attempts to use FU when none available
363 system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.35% # attempts to use FU when none available
364 system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.35% # attempts to use FU when none available
365 system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.35% # attempts to use FU when none available
366 system.cpu.iq.fu_full::FloatMult 0 0.00% 7.35% # attempts to use FU when none available
367 system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.35% # attempts to use FU when none available
368 system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.35% # attempts to use FU when none available
369 system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.35% # attempts to use FU when none available
370 system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.35% # attempts to use FU when none available
371 system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.35% # attempts to use FU when none available
372 system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.35% # attempts to use FU when none available
373 system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.35% # attempts to use FU when none available
374 system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.35% # attempts to use FU when none available
375 system.cpu.iq.fu_full::SimdMult 0 0.00% 7.35% # attempts to use FU when none available
376 system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.35% # attempts to use FU when none available
377 system.cpu.iq.fu_full::SimdShift 0 0.00% 7.35% # attempts to use FU when none available
378 system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.35% # attempts to use FU when none available
379 system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.35% # attempts to use FU when none available
380 system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.35% # attempts to use FU when none available
381 system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.35% # attempts to use FU when none available
382 system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.35% # attempts to use FU when none available
383 system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.35% # attempts to use FU when none available
384 system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.35% # attempts to use FU when none available
385 system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.35% # attempts to use FU when none available
386 system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.35% # attempts to use FU when none available
387 system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.35% # attempts to use FU when none available
388 system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.35% # attempts to use FU when none available
389 system.cpu.iq.fu_full::MemRead 2582537 79.93% 87.28% # attempts to use FU when none available
390 system.cpu.iq.fu_full::MemWrite 410926 12.72% 100.00% # attempts to use FU when none available
391 system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
392 system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
393 system.cpu.iq.FU_type_0::No_OpClass 1211351 0.45% 0.45% # Type of FU issued
394 system.cpu.iq.FU_type_0::IntAlu 167148119 62.67% 63.13% # Type of FU issued
395 system.cpu.iq.FU_type_0::IntMult 789126 0.30% 63.42% # Type of FU issued
396 system.cpu.iq.FU_type_0::IntDiv 7035938 2.64% 66.06% # Type of FU issued
397 system.cpu.iq.FU_type_0::FloatAdd 1214032 0.46% 66.52% # Type of FU issued
398 system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.52% # Type of FU issued
399 system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.52% # Type of FU issued
400 system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.52% # Type of FU issued
401 system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.52% # Type of FU issued
402 system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.52% # Type of FU issued
403 system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.52% # Type of FU issued
404 system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.52% # Type of FU issued
405 system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.52% # Type of FU issued
406 system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.52% # Type of FU issued
407 system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.52% # Type of FU issued
408 system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.52% # Type of FU issued
409 system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.52% # Type of FU issued
410 system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.52% # Type of FU issued
411 system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.52% # Type of FU issued
412 system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.52% # Type of FU issued
413 system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.52% # Type of FU issued
414 system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.52% # Type of FU issued
415 system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.52% # Type of FU issued
416 system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.52% # Type of FU issued
417 system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.52% # Type of FU issued
418 system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.52% # Type of FU issued
419 system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.52% # Type of FU issued
420 system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.52% # Type of FU issued
421 system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.52% # Type of FU issued
422 system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.52% # Type of FU issued
423 system.cpu.iq.FU_type_0::MemRead 66518900 24.94% 91.46% # Type of FU issued
424 system.cpu.iq.FU_type_0::MemWrite 22779220 8.54% 100.00% # Type of FU issued
425 system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
426 system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
427 system.cpu.iq.FU_type_0::total 266696686 # Type of FU issued
428 system.cpu.iq.rate 0.896797 # Inst issue rate
429 system.cpu.iq.fu_busy_cnt 3231045 # FU busy when requested
430 system.cpu.iq.fu_busy_rate 0.012115 # FU busy rate (busy events/executed inst)
431 system.cpu.iq.int_inst_queue_reads 828907957 # Number of integer instruction queue reads
432 system.cpu.iq.int_inst_queue_writes 456425026 # Number of integer instruction queue writes
433 system.cpu.iq.int_inst_queue_wakeup_accesses 260744620 # Number of integer instruction queue wakeup accesses
434 system.cpu.iq.fp_inst_queue_reads 4999056 # Number of floating instruction queue reads
435 system.cpu.iq.fp_inst_queue_writes 4321531 # Number of floating instruction queue writes
436 system.cpu.iq.fp_inst_queue_wakeup_accesses 2398079 # Number of floating instruction queue wakeup accesses
437 system.cpu.iq.int_alu_accesses 266200144 # Number of integer alu accesses
438 system.cpu.iq.fp_alu_accesses 2516236 # Number of floating point alu accesses
439 system.cpu.iew.lsq.thread0.forwLoads 18853700 # Number of loads that had data forwarded from stores
440 system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
441 system.cpu.iew.lsq.thread0.squashedLoads 33083896 # Number of loads squashed
442 system.cpu.iew.lsq.thread0.ignoredResponses 14048 # Number of memory responses ignored because the instruction is squashed
443 system.cpu.iew.lsq.thread0.memOrderViolation 327034 # Number of memory ordering violations
444 system.cpu.iew.lsq.thread0.squashedStores 11502536 # Number of stores squashed
445 system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
446 system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
447 system.cpu.iew.lsq.thread0.rescheduledLoads 52807 # Number of loads that were rescheduled
448 system.cpu.iew.lsq.thread0.cacheBlocked 19 # Number of times an access to memory failed due to the cache being blocked
449 system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
450 system.cpu.iew.iewSquashCycles 1847524 # Number of cycles IEW is squashing
451 system.cpu.iew.iewBlockCycles 126225383 # Number of cycles IEW is blocking
452 system.cpu.iew.iewUnblockCycles 5553775 # Number of cycles IEW is unblocking
453 system.cpu.iew.iewDispatchedInsts 341096125 # Number of instructions dispatched to IQ
454 system.cpu.iew.iewDispSquashedInsts 111900 # Number of squashed instructions skipped by dispatch
455 system.cpu.iew.iewDispLoadInsts 89733483 # Number of dispatched load instructions
456 system.cpu.iew.iewDispStoreInsts 32018253 # Number of dispatched store instructions
457 system.cpu.iew.iewDispNonSpecInsts 2073 # Number of dispatched non-speculative instructions
458 system.cpu.iew.iewIQFullEvents 2221761 # Number of times the IQ has become full, causing a stall
459 system.cpu.iew.iewLSQFullEvents 397558 # Number of times the LSQ has become full, causing a stall
460 system.cpu.iew.memOrderViolationEvents 327034 # Number of memory order violations
461 system.cpu.iew.predictedTakenIncorrect 687554 # Number of branches that were predicted taken incorrectly
462 system.cpu.iew.predictedNotTakenIncorrect 924641 # Number of branches that were predicted not taken incorrectly
463 system.cpu.iew.branchMispredicts 1612195 # Number of branch mispredicts detected at execute
464 system.cpu.iew.iewExecutedInsts 264577830 # Number of executed instructions
465 system.cpu.iew.iewExecLoadInsts 65651803 # Number of load instructions executed
466 system.cpu.iew.iewExecSquashedInsts 2118856 # Number of squashed instructions skipped in execute
467 system.cpu.iew.exec_swp 0 # number of swp insts executed
468 system.cpu.iew.exec_nop 0 # number of nop insts executed
469 system.cpu.iew.exec_refs 88227876 # number of memory reference insts executed
470 system.cpu.iew.exec_branches 14574542 # Number of branches executed
471 system.cpu.iew.exec_stores 22576073 # Number of stores executed
472 system.cpu.iew.exec_rate 0.889672 # Inst execution rate
473 system.cpu.iew.wb_sent 263857804 # cumulative count of insts sent to commit
474 system.cpu.iew.wb_count 263142699 # cumulative count of insts written-back
475 system.cpu.iew.wb_producers 208771445 # num instructions producing a value
476 system.cpu.iew.wb_consumers 376756650 # num instructions consuming a value
477 system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
478 system.cpu.iew.wb_rate 0.884846 # insts written-back per cycle
479 system.cpu.iew.wb_fanout 0.554128 # average fanout of values written-back
480 system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
481 system.cpu.commit.commitSquashedInsts 119784082 # The number of squashed insts skipped by commit
482 system.cpu.commit.commitNonSpecStalls 1245 # The number of times commit has been forced to stall to communicate backwards
483 system.cpu.commit.branchMispredicts 1557714 # The number of times a branch was mispredicted
484 system.cpu.commit.committed_per_cycle::samples 280934179 # Number of insts commited each cycle
485 system.cpu.commit.committed_per_cycle::mean 0.787955 # Number of insts commited each cycle
486 system.cpu.commit.committed_per_cycle::stdev 1.593006 # Number of insts commited each cycle
487 system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
488 system.cpu.commit.committed_per_cycle::0 181002456 64.43% 64.43% # Number of insts commited each cycle
489 system.cpu.commit.committed_per_cycle::1 57799506 20.57% 85.00% # Number of insts commited each cycle
490 system.cpu.commit.committed_per_cycle::2 14236358 5.07% 90.07% # Number of insts commited each cycle
491 system.cpu.commit.committed_per_cycle::3 11930779 4.25% 94.32% # Number of insts commited each cycle
492 system.cpu.commit.committed_per_cycle::4 4218902 1.50% 95.82% # Number of insts commited each cycle
493 system.cpu.commit.committed_per_cycle::5 2886432 1.03% 96.85% # Number of insts commited each cycle
494 system.cpu.commit.committed_per_cycle::6 918195 0.33% 97.17% # Number of insts commited each cycle
495 system.cpu.commit.committed_per_cycle::7 1050521 0.37% 97.55% # Number of insts commited each cycle
496 system.cpu.commit.committed_per_cycle::8 6891030 2.45% 100.00% # Number of insts commited each cycle
497 system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
498 system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
499 system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
500 system.cpu.commit.committed_per_cycle::total 280934179 # Number of insts commited each cycle
501 system.cpu.commit.committedInsts 132071192 # Number of instructions committed
502 system.cpu.commit.committedOps 221363384 # Number of ops (including micro ops) committed
503 system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
504 system.cpu.commit.refs 77165304 # Number of memory references committed
505 system.cpu.commit.loads 56649587 # Number of loads committed
506 system.cpu.commit.membars 0 # Number of memory barriers committed
507 system.cpu.commit.branches 12326938 # Number of branches committed
508 system.cpu.commit.fp_insts 2162459 # Number of committed floating point instructions.
509 system.cpu.commit.int_insts 219019985 # Number of committed integer instructions.
510 system.cpu.commit.function_calls 797818 # Number of function calls committed.
511 system.cpu.commit.op_class_0::No_OpClass 1176721 0.53% 0.53% # Class of committed instruction
512 system.cpu.commit.op_class_0::IntAlu 134111832 60.58% 61.12% # Class of committed instruction
513 system.cpu.commit.op_class_0::IntMult 772953 0.35% 61.47% # Class of committed instruction
514 system.cpu.commit.op_class_0::IntDiv 7031501 3.18% 64.64% # Class of committed instruction
515 system.cpu.commit.op_class_0::FloatAdd 1105073 0.50% 65.14% # Class of committed instruction
516 system.cpu.commit.op_class_0::FloatCmp 0 0.00% 65.14% # Class of committed instruction
517 system.cpu.commit.op_class_0::FloatCvt 0 0.00% 65.14% # Class of committed instruction
518 system.cpu.commit.op_class_0::FloatMult 0 0.00% 65.14% # Class of committed instruction
519 system.cpu.commit.op_class_0::FloatDiv 0 0.00% 65.14% # Class of committed instruction
520 system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 65.14% # Class of committed instruction
521 system.cpu.commit.op_class_0::SimdAdd 0 0.00% 65.14% # Class of committed instruction
522 system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 65.14% # Class of committed instruction
523 system.cpu.commit.op_class_0::SimdAlu 0 0.00% 65.14% # Class of committed instruction
524 system.cpu.commit.op_class_0::SimdCmp 0 0.00% 65.14% # Class of committed instruction
525 system.cpu.commit.op_class_0::SimdCvt 0 0.00% 65.14% # Class of committed instruction
526 system.cpu.commit.op_class_0::SimdMisc 0 0.00% 65.14% # Class of committed instruction
527 system.cpu.commit.op_class_0::SimdMult 0 0.00% 65.14% # Class of committed instruction
528 system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 65.14% # Class of committed instruction
529 system.cpu.commit.op_class_0::SimdShift 0 0.00% 65.14% # Class of committed instruction
530 system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 65.14% # Class of committed instruction
531 system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 65.14% # Class of committed instruction
532 system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 65.14% # Class of committed instruction
533 system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 65.14% # Class of committed instruction
534 system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 65.14% # Class of committed instruction
535 system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 65.14% # Class of committed instruction
536 system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 65.14% # Class of committed instruction
537 system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 65.14% # Class of committed instruction
538 system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 65.14% # Class of committed instruction
539 system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 65.14% # Class of committed instruction
540 system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 65.14% # Class of committed instruction
541 system.cpu.commit.op_class_0::MemRead 56649587 25.59% 90.73% # Class of committed instruction
542 system.cpu.commit.op_class_0::MemWrite 20515717 9.27% 100.00% # Class of committed instruction
543 system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
544 system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
545 system.cpu.commit.op_class_0::total 221363384 # Class of committed instruction
546 system.cpu.commit.bw_lim_events 6891030 # number cycles where commit BW limit reached
547 system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
548 system.cpu.rob.rob_reads 615190615 # The number of ROB reads
549 system.cpu.rob.rob_writes 698614568 # The number of ROB writes
550 system.cpu.timesIdled 3122 # Number of times that the entire CPU went into an idle state and unscheduled itself
551 system.cpu.idleCycles 178726 # Total number of cycles that the CPU has spent unscheduled due to idling
552 system.cpu.committedInsts 132071192 # Number of Instructions Simulated
553 system.cpu.committedOps 221363384 # Number of Ops (including micro ops) Simulated
554 system.cpu.cpi 2.251725 # CPI: Cycles Per Instruction
555 system.cpu.cpi_total 2.251725 # CPI: Total CPI of All Threads
556 system.cpu.ipc 0.444104 # IPC: Instructions Per Cycle
557 system.cpu.ipc_total 0.444104 # IPC: Total IPC of All Threads
558 system.cpu.int_regfile_reads 456361988 # number of integer regfile reads
559 system.cpu.int_regfile_writes 239113538 # number of integer regfile writes
560 system.cpu.fp_regfile_reads 3275482 # number of floating regfile reads
561 system.cpu.fp_regfile_writes 2058196 # number of floating regfile writes
562 system.cpu.cc_regfile_reads 102983282 # number of cc regfile reads
563 system.cpu.cc_regfile_writes 60177632 # number of cc regfile writes
564 system.cpu.misc_regfile_reads 136798826 # number of misc regfile reads
565 system.cpu.misc_regfile_writes 1689 # number of misc regfile writes
566 system.cpu.toL2Bus.trans_dist::ReadReq 8736 # Transaction distribution
567 system.cpu.toL2Bus.trans_dist::ReadResp 8734 # Transaction distribution
568 system.cpu.toL2Bus.trans_dist::Writeback 10 # Transaction distribution
569 system.cpu.toL2Bus.trans_dist::UpgradeReq 299 # Transaction distribution
570 system.cpu.toL2Bus.trans_dist::UpgradeResp 299 # Transaction distribution
571 system.cpu.toL2Bus.trans_dist::ReadExReq 1538 # Transaction distribution
572 system.cpu.toL2Bus.trans_dist::ReadExResp 1538 # Transaction distribution
573 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 16221 # Packet count per connected master and slave (bytes)
574 system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4632 # Packet count per connected master and slave (bytes)
575 system.cpu.toL2Bus.pkt_count::total 20853 # Packet count per connected master and slave (bytes)
576 system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 509376 # Cumulative packet size per connected master and slave (bytes)
577 system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 129408 # Cumulative packet size per connected master and slave (bytes)
578 system.cpu.toL2Bus.pkt_size::total 638784 # Cumulative packet size per connected master and slave (bytes)
579 system.cpu.toL2Bus.snoops 301 # Total snoops (count)
580 system.cpu.toL2Bus.snoop_fanout::samples 10583 # Request fanout histogram
581 system.cpu.toL2Bus.snoop_fanout::mean 3 # Request fanout histogram
582 system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
583 system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
584 system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
585 system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
586 system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
587 system.cpu.toL2Bus.snoop_fanout::3 10583 100.00% 100.00% # Request fanout histogram
588 system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram
589 system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
590 system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
591 system.cpu.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram
592 system.cpu.toL2Bus.snoop_fanout::total 10583 # Request fanout histogram
593 system.cpu.toL2Bus.reqLayer0.occupancy 5301999 # Layer occupancy (ticks)
594 system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
595 system.cpu.toL2Bus.respLayer0.occupancy 12991249 # Layer occupancy (ticks)
596 system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
597 system.cpu.toL2Bus.respLayer1.occupancy 3546296 # Layer occupancy (ticks)
598 system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
599 system.cpu.icache.tags.replacements 5983 # number of replacements
600 system.cpu.icache.tags.tagsinuse 1649.665059 # Cycle average of tags in use
601 system.cpu.icache.tags.total_refs 26639065 # Total number of references to valid blocks.
602 system.cpu.icache.tags.sampled_refs 7962 # Sample count of references to valid blocks.
603 system.cpu.icache.tags.avg_refs 3345.775559 # Average number of references to valid blocks.
604 system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
605 system.cpu.icache.tags.occ_blocks::cpu.inst 1649.665059 # Average occupied blocks per requestor
606 system.cpu.icache.tags.occ_percent::cpu.inst 0.805501 # Average percentage of cache occupancy
607 system.cpu.icache.tags.occ_percent::total 0.805501 # Average percentage of cache occupancy
608 system.cpu.icache.tags.occ_task_id_blocks::1024 1979 # Occupied blocks per task id
609 system.cpu.icache.tags.age_task_id_blocks_1024::0 100 # Occupied blocks per task id
610 system.cpu.icache.tags.age_task_id_blocks_1024::1 166 # Occupied blocks per task id
611 system.cpu.icache.tags.age_task_id_blocks_1024::2 796 # Occupied blocks per task id
612 system.cpu.icache.tags.age_task_id_blocks_1024::3 127 # Occupied blocks per task id
613 system.cpu.icache.tags.age_task_id_blocks_1024::4 790 # Occupied blocks per task id
614 system.cpu.icache.tags.occ_task_id_percent::1024 0.966309 # Percentage of cache occupancy per task id
615 system.cpu.icache.tags.tag_accesses 53307648 # Number of tag accesses
616 system.cpu.icache.tags.data_accesses 53307648 # Number of data accesses
617 system.cpu.icache.ReadReq_hits::cpu.inst 26639065 # number of ReadReq hits
618 system.cpu.icache.ReadReq_hits::total 26639065 # number of ReadReq hits
619 system.cpu.icache.demand_hits::cpu.inst 26639065 # number of demand (read+write) hits
620 system.cpu.icache.demand_hits::total 26639065 # number of demand (read+write) hits
621 system.cpu.icache.overall_hits::cpu.inst 26639065 # number of overall hits
622 system.cpu.icache.overall_hits::total 26639065 # number of overall hits
623 system.cpu.icache.ReadReq_misses::cpu.inst 10629 # number of ReadReq misses
624 system.cpu.icache.ReadReq_misses::total 10629 # number of ReadReq misses
625 system.cpu.icache.demand_misses::cpu.inst 10629 # number of demand (read+write) misses
626 system.cpu.icache.demand_misses::total 10629 # number of demand (read+write) misses
627 system.cpu.icache.overall_misses::cpu.inst 10629 # number of overall misses
628 system.cpu.icache.overall_misses::total 10629 # number of overall misses
629 system.cpu.icache.ReadReq_miss_latency::cpu.inst 394374749 # number of ReadReq miss cycles
630 system.cpu.icache.ReadReq_miss_latency::total 394374749 # number of ReadReq miss cycles
631 system.cpu.icache.demand_miss_latency::cpu.inst 394374749 # number of demand (read+write) miss cycles
632 system.cpu.icache.demand_miss_latency::total 394374749 # number of demand (read+write) miss cycles
633 system.cpu.icache.overall_miss_latency::cpu.inst 394374749 # number of overall miss cycles
634 system.cpu.icache.overall_miss_latency::total 394374749 # number of overall miss cycles
635 system.cpu.icache.ReadReq_accesses::cpu.inst 26649694 # number of ReadReq accesses(hits+misses)
636 system.cpu.icache.ReadReq_accesses::total 26649694 # number of ReadReq accesses(hits+misses)
637 system.cpu.icache.demand_accesses::cpu.inst 26649694 # number of demand (read+write) accesses
638 system.cpu.icache.demand_accesses::total 26649694 # number of demand (read+write) accesses
639 system.cpu.icache.overall_accesses::cpu.inst 26649694 # number of overall (read+write) accesses
640 system.cpu.icache.overall_accesses::total 26649694 # number of overall (read+write) accesses
641 system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000399 # miss rate for ReadReq accesses
642 system.cpu.icache.ReadReq_miss_rate::total 0.000399 # miss rate for ReadReq accesses
643 system.cpu.icache.demand_miss_rate::cpu.inst 0.000399 # miss rate for demand accesses
644 system.cpu.icache.demand_miss_rate::total 0.000399 # miss rate for demand accesses
645 system.cpu.icache.overall_miss_rate::cpu.inst 0.000399 # miss rate for overall accesses
646 system.cpu.icache.overall_miss_rate::total 0.000399 # miss rate for overall accesses
647 system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 37103.655000 # average ReadReq miss latency
648 system.cpu.icache.ReadReq_avg_miss_latency::total 37103.655000 # average ReadReq miss latency
649 system.cpu.icache.demand_avg_miss_latency::cpu.inst 37103.655000 # average overall miss latency
650 system.cpu.icache.demand_avg_miss_latency::total 37103.655000 # average overall miss latency
651 system.cpu.icache.overall_avg_miss_latency::cpu.inst 37103.655000 # average overall miss latency
652 system.cpu.icache.overall_avg_miss_latency::total 37103.655000 # average overall miss latency
653 system.cpu.icache.blocked_cycles::no_mshrs 1302 # number of cycles access was blocked
654 system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
655 system.cpu.icache.blocked::no_mshrs 30 # number of cycles access was blocked
656 system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
657 system.cpu.icache.avg_blocked_cycles::no_mshrs 43.400000 # average number of cycles each access was blocked
658 system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
659 system.cpu.icache.fast_writes 0 # number of fast writes performed
660 system.cpu.icache.cache_copies 0 # number of cache copies performed
661 system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2367 # number of ReadReq MSHR hits
662 system.cpu.icache.ReadReq_mshr_hits::total 2367 # number of ReadReq MSHR hits
663 system.cpu.icache.demand_mshr_hits::cpu.inst 2367 # number of demand (read+write) MSHR hits
664 system.cpu.icache.demand_mshr_hits::total 2367 # number of demand (read+write) MSHR hits
665 system.cpu.icache.overall_mshr_hits::cpu.inst 2367 # number of overall MSHR hits
666 system.cpu.icache.overall_mshr_hits::total 2367 # number of overall MSHR hits
667 system.cpu.icache.ReadReq_mshr_misses::cpu.inst 8262 # number of ReadReq MSHR misses
668 system.cpu.icache.ReadReq_mshr_misses::total 8262 # number of ReadReq MSHR misses
669 system.cpu.icache.demand_mshr_misses::cpu.inst 8262 # number of demand (read+write) MSHR misses
670 system.cpu.icache.demand_mshr_misses::total 8262 # number of demand (read+write) MSHR misses
671 system.cpu.icache.overall_mshr_misses::cpu.inst 8262 # number of overall MSHR misses
672 system.cpu.icache.overall_mshr_misses::total 8262 # number of overall MSHR misses
673 system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 293853251 # number of ReadReq MSHR miss cycles
674 system.cpu.icache.ReadReq_mshr_miss_latency::total 293853251 # number of ReadReq MSHR miss cycles
675 system.cpu.icache.demand_mshr_miss_latency::cpu.inst 293853251 # number of demand (read+write) MSHR miss cycles
676 system.cpu.icache.demand_mshr_miss_latency::total 293853251 # number of demand (read+write) MSHR miss cycles
677 system.cpu.icache.overall_mshr_miss_latency::cpu.inst 293853251 # number of overall MSHR miss cycles
678 system.cpu.icache.overall_mshr_miss_latency::total 293853251 # number of overall MSHR miss cycles
679 system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000310 # mshr miss rate for ReadReq accesses
680 system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000310 # mshr miss rate for ReadReq accesses
681 system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000310 # mshr miss rate for demand accesses
682 system.cpu.icache.demand_mshr_miss_rate::total 0.000310 # mshr miss rate for demand accesses
683 system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000310 # mshr miss rate for overall accesses
684 system.cpu.icache.overall_mshr_miss_rate::total 0.000310 # mshr miss rate for overall accesses
685 system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35566.842290 # average ReadReq mshr miss latency
686 system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35566.842290 # average ReadReq mshr miss latency
687 system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35566.842290 # average overall mshr miss latency
688 system.cpu.icache.demand_avg_mshr_miss_latency::total 35566.842290 # average overall mshr miss latency
689 system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35566.842290 # average overall mshr miss latency
690 system.cpu.icache.overall_avg_mshr_miss_latency::total 35566.842290 # average overall mshr miss latency
691 system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
692 system.cpu.l2cache.tags.replacements 0 # number of replacements
693 system.cpu.l2cache.tags.tagsinuse 2653.963036 # Cycle average of tags in use
694 system.cpu.l2cache.tags.total_refs 4507 # Total number of references to valid blocks.
695 system.cpu.l2cache.tags.sampled_refs 3933 # Sample count of references to valid blocks.
696 system.cpu.l2cache.tags.avg_refs 1.145945 # Average number of references to valid blocks.
697 system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
698 system.cpu.l2cache.tags.occ_blocks::writebacks 1.072767 # Average occupied blocks per requestor
699 system.cpu.l2cache.tags.occ_blocks::cpu.inst 2333.691994 # Average occupied blocks per requestor
700 system.cpu.l2cache.tags.occ_blocks::cpu.data 319.198275 # Average occupied blocks per requestor
701 system.cpu.l2cache.tags.occ_percent::writebacks 0.000033 # Average percentage of cache occupancy
702 system.cpu.l2cache.tags.occ_percent::cpu.inst 0.071219 # Average percentage of cache occupancy
703 system.cpu.l2cache.tags.occ_percent::cpu.data 0.009741 # Average percentage of cache occupancy
704 system.cpu.l2cache.tags.occ_percent::total 0.080993 # Average percentage of cache occupancy
705 system.cpu.l2cache.tags.occ_task_id_blocks::1024 3933 # Occupied blocks per task id
706 system.cpu.l2cache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id
707 system.cpu.l2cache.tags.age_task_id_blocks_1024::1 148 # Occupied blocks per task id
708 system.cpu.l2cache.tags.age_task_id_blocks_1024::2 904 # Occupied blocks per task id
709 system.cpu.l2cache.tags.age_task_id_blocks_1024::3 148 # Occupied blocks per task id
710 system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2687 # Occupied blocks per task id
711 system.cpu.l2cache.tags.occ_task_id_percent::1024 0.120026 # Percentage of cache occupancy per task id
712 system.cpu.l2cache.tags.tag_accesses 87730 # Number of tag accesses
713 system.cpu.l2cache.tags.data_accesses 87730 # Number of data accesses
714 system.cpu.l2cache.ReadReq_hits::cpu.inst 4461 # number of ReadReq hits
715 system.cpu.l2cache.ReadReq_hits::cpu.data 40 # number of ReadReq hits
716 system.cpu.l2cache.ReadReq_hits::total 4501 # number of ReadReq hits
717 system.cpu.l2cache.Writeback_hits::writebacks 10 # number of Writeback hits
718 system.cpu.l2cache.Writeback_hits::total 10 # number of Writeback hits
719 system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits
720 system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits
721 system.cpu.l2cache.ReadExReq_hits::cpu.data 5 # number of ReadExReq hits
722 system.cpu.l2cache.ReadExReq_hits::total 5 # number of ReadExReq hits
723 system.cpu.l2cache.demand_hits::cpu.inst 4461 # number of demand (read+write) hits
724 system.cpu.l2cache.demand_hits::cpu.data 45 # number of demand (read+write) hits
725 system.cpu.l2cache.demand_hits::total 4506 # number of demand (read+write) hits
726 system.cpu.l2cache.overall_hits::cpu.inst 4461 # number of overall hits
727 system.cpu.l2cache.overall_hits::cpu.data 45 # number of overall hits
728 system.cpu.l2cache.overall_hits::total 4506 # number of overall hits
729 system.cpu.l2cache.ReadReq_misses::cpu.inst 3500 # number of ReadReq misses
730 system.cpu.l2cache.ReadReq_misses::cpu.data 434 # number of ReadReq misses
731 system.cpu.l2cache.ReadReq_misses::total 3934 # number of ReadReq misses
732 system.cpu.l2cache.UpgradeReq_misses::cpu.data 296 # number of UpgradeReq misses
733 system.cpu.l2cache.UpgradeReq_misses::total 296 # number of UpgradeReq misses
734 system.cpu.l2cache.ReadExReq_misses::cpu.data 1533 # number of ReadExReq misses
735 system.cpu.l2cache.ReadExReq_misses::total 1533 # number of ReadExReq misses
736 system.cpu.l2cache.demand_misses::cpu.inst 3500 # number of demand (read+write) misses
737 system.cpu.l2cache.demand_misses::cpu.data 1967 # number of demand (read+write) misses
738 system.cpu.l2cache.demand_misses::total 5467 # number of demand (read+write) misses
739 system.cpu.l2cache.overall_misses::cpu.inst 3500 # number of overall misses
740 system.cpu.l2cache.overall_misses::cpu.data 1967 # number of overall misses
741 system.cpu.l2cache.overall_misses::total 5467 # number of overall misses
742 system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 240675250 # number of ReadReq miss cycles
743 system.cpu.l2cache.ReadReq_miss_latency::cpu.data 32902250 # number of ReadReq miss cycles
744 system.cpu.l2cache.ReadReq_miss_latency::total 273577500 # number of ReadReq miss cycles
745 system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 103297250 # number of ReadExReq miss cycles
746 system.cpu.l2cache.ReadExReq_miss_latency::total 103297250 # number of ReadExReq miss cycles
747 system.cpu.l2cache.demand_miss_latency::cpu.inst 240675250 # number of demand (read+write) miss cycles
748 system.cpu.l2cache.demand_miss_latency::cpu.data 136199500 # number of demand (read+write) miss cycles
749 system.cpu.l2cache.demand_miss_latency::total 376874750 # number of demand (read+write) miss cycles
750 system.cpu.l2cache.overall_miss_latency::cpu.inst 240675250 # number of overall miss cycles
751 system.cpu.l2cache.overall_miss_latency::cpu.data 136199500 # number of overall miss cycles
752 system.cpu.l2cache.overall_miss_latency::total 376874750 # number of overall miss cycles
753 system.cpu.l2cache.ReadReq_accesses::cpu.inst 7961 # number of ReadReq accesses(hits+misses)
754 system.cpu.l2cache.ReadReq_accesses::cpu.data 474 # number of ReadReq accesses(hits+misses)
755 system.cpu.l2cache.ReadReq_accesses::total 8435 # number of ReadReq accesses(hits+misses)
756 system.cpu.l2cache.Writeback_accesses::writebacks 10 # number of Writeback accesses(hits+misses)
757 system.cpu.l2cache.Writeback_accesses::total 10 # number of Writeback accesses(hits+misses)
758 system.cpu.l2cache.UpgradeReq_accesses::cpu.data 299 # number of UpgradeReq accesses(hits+misses)
759 system.cpu.l2cache.UpgradeReq_accesses::total 299 # number of UpgradeReq accesses(hits+misses)
760 system.cpu.l2cache.ReadExReq_accesses::cpu.data 1538 # number of ReadExReq accesses(hits+misses)
761 system.cpu.l2cache.ReadExReq_accesses::total 1538 # number of ReadExReq accesses(hits+misses)
762 system.cpu.l2cache.demand_accesses::cpu.inst 7961 # number of demand (read+write) accesses
763 system.cpu.l2cache.demand_accesses::cpu.data 2012 # number of demand (read+write) accesses
764 system.cpu.l2cache.demand_accesses::total 9973 # number of demand (read+write) accesses
765 system.cpu.l2cache.overall_accesses::cpu.inst 7961 # number of overall (read+write) accesses
766 system.cpu.l2cache.overall_accesses::cpu.data 2012 # number of overall (read+write) accesses
767 system.cpu.l2cache.overall_accesses::total 9973 # number of overall (read+write) accesses
768 system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.439643 # miss rate for ReadReq accesses
769 system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.915612 # miss rate for ReadReq accesses
770 system.cpu.l2cache.ReadReq_miss_rate::total 0.466390 # miss rate for ReadReq accesses
771 system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.989967 # miss rate for UpgradeReq accesses
772 system.cpu.l2cache.UpgradeReq_miss_rate::total 0.989967 # miss rate for UpgradeReq accesses
773 system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.996749 # miss rate for ReadExReq accesses
774 system.cpu.l2cache.ReadExReq_miss_rate::total 0.996749 # miss rate for ReadExReq accesses
775 system.cpu.l2cache.demand_miss_rate::cpu.inst 0.439643 # miss rate for demand accesses
776 system.cpu.l2cache.demand_miss_rate::cpu.data 0.977634 # miss rate for demand accesses
777 system.cpu.l2cache.demand_miss_rate::total 0.548180 # miss rate for demand accesses
778 system.cpu.l2cache.overall_miss_rate::cpu.inst 0.439643 # miss rate for overall accesses
779 system.cpu.l2cache.overall_miss_rate::cpu.data 0.977634 # miss rate for overall accesses
780 system.cpu.l2cache.overall_miss_rate::total 0.548180 # miss rate for overall accesses
781 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68764.357143 # average ReadReq miss latency
782 system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75811.635945 # average ReadReq miss latency
783 system.cpu.l2cache.ReadReq_avg_miss_latency::total 69541.814947 # average ReadReq miss latency
784 system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 67382.420091 # average ReadExReq miss latency
785 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67382.420091 # average ReadExReq miss latency
786 system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68764.357143 # average overall miss latency
787 system.cpu.l2cache.demand_avg_miss_latency::cpu.data 69242.247077 # average overall miss latency
788 system.cpu.l2cache.demand_avg_miss_latency::total 68936.299616 # average overall miss latency
789 system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68764.357143 # average overall miss latency
790 system.cpu.l2cache.overall_avg_miss_latency::cpu.data 69242.247077 # average overall miss latency
791 system.cpu.l2cache.overall_avg_miss_latency::total 68936.299616 # average overall miss latency
792 system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
793 system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
794 system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
795 system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
796 system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
797 system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
798 system.cpu.l2cache.fast_writes 0 # number of fast writes performed
799 system.cpu.l2cache.cache_copies 0 # number of cache copies performed
800 system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3500 # number of ReadReq MSHR misses
801 system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 434 # number of ReadReq MSHR misses
802 system.cpu.l2cache.ReadReq_mshr_misses::total 3934 # number of ReadReq MSHR misses
803 system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 296 # number of UpgradeReq MSHR misses
804 system.cpu.l2cache.UpgradeReq_mshr_misses::total 296 # number of UpgradeReq MSHR misses
805 system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1533 # number of ReadExReq MSHR misses
806 system.cpu.l2cache.ReadExReq_mshr_misses::total 1533 # number of ReadExReq MSHR misses
807 system.cpu.l2cache.demand_mshr_misses::cpu.inst 3500 # number of demand (read+write) MSHR misses
808 system.cpu.l2cache.demand_mshr_misses::cpu.data 1967 # number of demand (read+write) MSHR misses
809 system.cpu.l2cache.demand_mshr_misses::total 5467 # number of demand (read+write) MSHR misses
810 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3500 # number of overall MSHR misses
811 system.cpu.l2cache.overall_mshr_misses::cpu.data 1967 # number of overall MSHR misses
812 system.cpu.l2cache.overall_mshr_misses::total 5467 # number of overall MSHR misses
813 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 196802250 # number of ReadReq MSHR miss cycles
814 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 27518750 # number of ReadReq MSHR miss cycles
815 system.cpu.l2cache.ReadReq_mshr_miss_latency::total 224321000 # number of ReadReq MSHR miss cycles
816 system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 2960795 # number of UpgradeReq MSHR miss cycles
817 system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 2960795 # number of UpgradeReq MSHR miss cycles
818 system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 83847750 # number of ReadExReq MSHR miss cycles
819 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 83847750 # number of ReadExReq MSHR miss cycles
820 system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 196802250 # number of demand (read+write) MSHR miss cycles
821 system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 111366500 # number of demand (read+write) MSHR miss cycles
822 system.cpu.l2cache.demand_mshr_miss_latency::total 308168750 # number of demand (read+write) MSHR miss cycles
823 system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 196802250 # number of overall MSHR miss cycles
824 system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 111366500 # number of overall MSHR miss cycles
825 system.cpu.l2cache.overall_mshr_miss_latency::total 308168750 # number of overall MSHR miss cycles
826 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.439643 # mshr miss rate for ReadReq accesses
827 system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.915612 # mshr miss rate for ReadReq accesses
828 system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.466390 # mshr miss rate for ReadReq accesses
829 system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.989967 # mshr miss rate for UpgradeReq accesses
830 system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.989967 # mshr miss rate for UpgradeReq accesses
831 system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.996749 # mshr miss rate for ReadExReq accesses
832 system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.996749 # mshr miss rate for ReadExReq accesses
833 system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.439643 # mshr miss rate for demand accesses
834 system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.977634 # mshr miss rate for demand accesses
835 system.cpu.l2cache.demand_mshr_miss_rate::total 0.548180 # mshr miss rate for demand accesses
836 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.439643 # mshr miss rate for overall accesses
837 system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.977634 # mshr miss rate for overall accesses
838 system.cpu.l2cache.overall_mshr_miss_rate::total 0.548180 # mshr miss rate for overall accesses
839 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56229.214286 # average ReadReq mshr miss latency
840 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63407.258065 # average ReadReq mshr miss latency
841 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57021.098119 # average ReadReq mshr miss latency
842 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10002.685811 # average UpgradeReq mshr miss latency
843 system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10002.685811 # average UpgradeReq mshr miss latency
844 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54695.205479 # average ReadExReq mshr miss latency
845 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54695.205479 # average ReadExReq mshr miss latency
846 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56229.214286 # average overall mshr miss latency
847 system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 56617.437722 # average overall mshr miss latency
848 system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56368.895189 # average overall mshr miss latency
849 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56229.214286 # average overall mshr miss latency
850 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 56617.437722 # average overall mshr miss latency
851 system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56368.895189 # average overall mshr miss latency
852 system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
853 system.cpu.dcache.tags.replacements 52 # number of replacements
854 system.cpu.dcache.tags.tagsinuse 1451.665096 # Cycle average of tags in use
855 system.cpu.dcache.tags.total_refs 67147234 # Total number of references to valid blocks.
856 system.cpu.dcache.tags.sampled_refs 2012 # Sample count of references to valid blocks.
857 system.cpu.dcache.tags.avg_refs 33373.376740 # Average number of references to valid blocks.
858 system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
859 system.cpu.dcache.tags.occ_blocks::cpu.data 1451.665096 # Average occupied blocks per requestor
860 system.cpu.dcache.tags.occ_percent::cpu.data 0.354410 # Average percentage of cache occupancy
861 system.cpu.dcache.tags.occ_percent::total 0.354410 # Average percentage of cache occupancy
862 system.cpu.dcache.tags.occ_task_id_blocks::1024 1960 # Occupied blocks per task id
863 system.cpu.dcache.tags.age_task_id_blocks_1024::0 16 # Occupied blocks per task id
864 system.cpu.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id
865 system.cpu.dcache.tags.age_task_id_blocks_1024::2 66 # Occupied blocks per task id
866 system.cpu.dcache.tags.age_task_id_blocks_1024::3 434 # Occupied blocks per task id
867 system.cpu.dcache.tags.age_task_id_blocks_1024::4 1416 # Occupied blocks per task id
868 system.cpu.dcache.tags.occ_task_id_percent::1024 0.478516 # Percentage of cache occupancy per task id
869 system.cpu.dcache.tags.tag_accesses 134301424 # Number of tag accesses
870 system.cpu.dcache.tags.data_accesses 134301424 # Number of data accesses
871 system.cpu.dcache.ReadReq_hits::cpu.data 46632911 # number of ReadReq hits
872 system.cpu.dcache.ReadReq_hits::total 46632911 # number of ReadReq hits
873 system.cpu.dcache.WriteReq_hits::cpu.data 20513893 # number of WriteReq hits
874 system.cpu.dcache.WriteReq_hits::total 20513893 # number of WriteReq hits
875 system.cpu.dcache.demand_hits::cpu.data 67146804 # number of demand (read+write) hits
876 system.cpu.dcache.demand_hits::total 67146804 # number of demand (read+write) hits
877 system.cpu.dcache.overall_hits::cpu.data 67146804 # number of overall hits
878 system.cpu.dcache.overall_hits::total 67146804 # number of overall hits
879 system.cpu.dcache.ReadReq_misses::cpu.data 1064 # number of ReadReq misses
880 system.cpu.dcache.ReadReq_misses::total 1064 # number of ReadReq misses
881 system.cpu.dcache.WriteReq_misses::cpu.data 1838 # number of WriteReq misses
882 system.cpu.dcache.WriteReq_misses::total 1838 # number of WriteReq misses
883 system.cpu.dcache.demand_misses::cpu.data 2902 # number of demand (read+write) misses
884 system.cpu.dcache.demand_misses::total 2902 # number of demand (read+write) misses
885 system.cpu.dcache.overall_misses::cpu.data 2902 # number of overall misses
886 system.cpu.dcache.overall_misses::total 2902 # number of overall misses
887 system.cpu.dcache.ReadReq_miss_latency::cpu.data 63689380 # number of ReadReq miss cycles
888 system.cpu.dcache.ReadReq_miss_latency::total 63689380 # number of ReadReq miss cycles
889 system.cpu.dcache.WriteReq_miss_latency::cpu.data 116173296 # number of WriteReq miss cycles
890 system.cpu.dcache.WriteReq_miss_latency::total 116173296 # number of WriteReq miss cycles
891 system.cpu.dcache.demand_miss_latency::cpu.data 179862676 # number of demand (read+write) miss cycles
892 system.cpu.dcache.demand_miss_latency::total 179862676 # number of demand (read+write) miss cycles
893 system.cpu.dcache.overall_miss_latency::cpu.data 179862676 # number of overall miss cycles
894 system.cpu.dcache.overall_miss_latency::total 179862676 # number of overall miss cycles
895 system.cpu.dcache.ReadReq_accesses::cpu.data 46633975 # number of ReadReq accesses(hits+misses)
896 system.cpu.dcache.ReadReq_accesses::total 46633975 # number of ReadReq accesses(hits+misses)
897 system.cpu.dcache.WriteReq_accesses::cpu.data 20515731 # number of WriteReq accesses(hits+misses)
898 system.cpu.dcache.WriteReq_accesses::total 20515731 # number of WriteReq accesses(hits+misses)
899 system.cpu.dcache.demand_accesses::cpu.data 67149706 # number of demand (read+write) accesses
900 system.cpu.dcache.demand_accesses::total 67149706 # number of demand (read+write) accesses
901 system.cpu.dcache.overall_accesses::cpu.data 67149706 # number of overall (read+write) accesses
902 system.cpu.dcache.overall_accesses::total 67149706 # number of overall (read+write) accesses
903 system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000023 # miss rate for ReadReq accesses
904 system.cpu.dcache.ReadReq_miss_rate::total 0.000023 # miss rate for ReadReq accesses
905 system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000090 # miss rate for WriteReq accesses
906 system.cpu.dcache.WriteReq_miss_rate::total 0.000090 # miss rate for WriteReq accesses
907 system.cpu.dcache.demand_miss_rate::cpu.data 0.000043 # miss rate for demand accesses
908 system.cpu.dcache.demand_miss_rate::total 0.000043 # miss rate for demand accesses
909 system.cpu.dcache.overall_miss_rate::cpu.data 0.000043 # miss rate for overall accesses
910 system.cpu.dcache.overall_miss_rate::total 0.000043 # miss rate for overall accesses
911 system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59858.439850 # average ReadReq miss latency
912 system.cpu.dcache.ReadReq_avg_miss_latency::total 59858.439850 # average ReadReq miss latency
913 system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63206.363439 # average WriteReq miss latency
914 system.cpu.dcache.WriteReq_avg_miss_latency::total 63206.363439 # average WriteReq miss latency
915 system.cpu.dcache.demand_avg_miss_latency::cpu.data 61978.868367 # average overall miss latency
916 system.cpu.dcache.demand_avg_miss_latency::total 61978.868367 # average overall miss latency
917 system.cpu.dcache.overall_avg_miss_latency::cpu.data 61978.868367 # average overall miss latency
918 system.cpu.dcache.overall_avg_miss_latency::total 61978.868367 # average overall miss latency
919 system.cpu.dcache.blocked_cycles::no_mshrs 303 # number of cycles access was blocked
920 system.cpu.dcache.blocked_cycles::no_targets 50 # number of cycles access was blocked
921 system.cpu.dcache.blocked::no_mshrs 5 # number of cycles access was blocked
922 system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
923 system.cpu.dcache.avg_blocked_cycles::no_mshrs 60.600000 # average number of cycles each access was blocked
924 system.cpu.dcache.avg_blocked_cycles::no_targets 50 # average number of cycles each access was blocked
925 system.cpu.dcache.fast_writes 0 # number of fast writes performed
926 system.cpu.dcache.cache_copies 0 # number of cache copies performed
927 system.cpu.dcache.writebacks::writebacks 10 # number of writebacks
928 system.cpu.dcache.writebacks::total 10 # number of writebacks
929 system.cpu.dcache.ReadReq_mshr_hits::cpu.data 590 # number of ReadReq MSHR hits
930 system.cpu.dcache.ReadReq_mshr_hits::total 590 # number of ReadReq MSHR hits
931 system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1 # number of WriteReq MSHR hits
932 system.cpu.dcache.WriteReq_mshr_hits::total 1 # number of WriteReq MSHR hits
933 system.cpu.dcache.demand_mshr_hits::cpu.data 591 # number of demand (read+write) MSHR hits
934 system.cpu.dcache.demand_mshr_hits::total 591 # number of demand (read+write) MSHR hits
935 system.cpu.dcache.overall_mshr_hits::cpu.data 591 # number of overall MSHR hits
936 system.cpu.dcache.overall_mshr_hits::total 591 # number of overall MSHR hits
937 system.cpu.dcache.ReadReq_mshr_misses::cpu.data 474 # number of ReadReq MSHR misses
938 system.cpu.dcache.ReadReq_mshr_misses::total 474 # number of ReadReq MSHR misses
939 system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1837 # number of WriteReq MSHR misses
940 system.cpu.dcache.WriteReq_mshr_misses::total 1837 # number of WriteReq MSHR misses
941 system.cpu.dcache.demand_mshr_misses::cpu.data 2311 # number of demand (read+write) MSHR misses
942 system.cpu.dcache.demand_mshr_misses::total 2311 # number of demand (read+write) MSHR misses
943 system.cpu.dcache.overall_mshr_misses::cpu.data 2311 # number of overall MSHR misses
944 system.cpu.dcache.overall_mshr_misses::total 2311 # number of overall MSHR misses
945 system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33789250 # number of ReadReq MSHR miss cycles
946 system.cpu.dcache.ReadReq_mshr_miss_latency::total 33789250 # number of ReadReq MSHR miss cycles
947 system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 111812454 # number of WriteReq MSHR miss cycles
948 system.cpu.dcache.WriteReq_mshr_miss_latency::total 111812454 # number of WriteReq MSHR miss cycles
949 system.cpu.dcache.demand_mshr_miss_latency::cpu.data 145601704 # number of demand (read+write) MSHR miss cycles
950 system.cpu.dcache.demand_mshr_miss_latency::total 145601704 # number of demand (read+write) MSHR miss cycles
951 system.cpu.dcache.overall_mshr_miss_latency::cpu.data 145601704 # number of overall MSHR miss cycles
952 system.cpu.dcache.overall_mshr_miss_latency::total 145601704 # number of overall MSHR miss cycles
953 system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000010 # mshr miss rate for ReadReq accesses
954 system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses
955 system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000090 # mshr miss rate for WriteReq accesses
956 system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000090 # mshr miss rate for WriteReq accesses
957 system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000034 # mshr miss rate for demand accesses
958 system.cpu.dcache.demand_mshr_miss_rate::total 0.000034 # mshr miss rate for demand accesses
959 system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000034 # mshr miss rate for overall accesses
960 system.cpu.dcache.overall_mshr_miss_rate::total 0.000034 # mshr miss rate for overall accesses
961 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71285.337553 # average ReadReq mshr miss latency
962 system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71285.337553 # average ReadReq mshr miss latency
963 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60866.877518 # average WriteReq mshr miss latency
964 system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60866.877518 # average WriteReq mshr miss latency
965 system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63003.766335 # average overall mshr miss latency
966 system.cpu.dcache.demand_avg_mshr_miss_latency::total 63003.766335 # average overall mshr miss latency
967 system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63003.766335 # average overall mshr miss latency
968 system.cpu.dcache.overall_avg_mshr_miss_latency::total 63003.766335 # average overall mshr miss latency
969 system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
971 ---------- End Simulation Statistics ----------
projects / gem5.git / blob