Merge pull request #1143 from YosysHQ/clifford/fix1135

[yosys.git] / tests / lut / map_and.v

module top(...);
    input a, b;
    output y;
    assign y = a&b;
endmodule